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ABSTRACT 
HIGH-SPEED BIPOI.,AR MICROPROCESSOR USAGE FOR 
EXTRACTING A CONSTANT FREQUENCY SIGNAL 
-.-
FROM A PULSE STREAL"\ti 
by 
LENARD JAY PERSI!'-r 
This report presents an initial design effort for a high- speed., 
constant Frequency data extracter., which can be used to identify 
and track a particular constant frequency signal in the presence of 
other signals. 
Several factors must. be included in the design considerations. 
The detection and acquisition of the correct signal should be accom-
plished at high speed to remain as close as possible to real time. 
Once detection has occurred., the system should generate a. track-
predict ga.te signal tl1at enables the input line only when the real 
input pulse is expected. If track is lost, which happens whenever 
the track-predict gate and input pulse do not occur simultaneously, 
the 1n~1ial detection method tnust be r~-entered. The detectable 
frequency should be selectable over a "\vide range of values. 
F\urtherm.ore, the system should be able to detect and acquire tb.e 
desired signal in the presence of large nurn.bers of interfering sig-
nals, yet be flexible enough to adapt easily to other pulse modula-
tion methods. 
lV 
Because of the above design factors as well as speed, size, 
and cost, a higl1- speed bipolar 1nicroprocessor was selected for the 
system implementation,. A microprocessor allows most of the 
---
detection and acquisition to be accomplished in the software, thus 
making the system. very adaptable to the host system's requirements. 
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CHAPTER ONE 
INTRODUCTION AND PROBLEM DEFINITION 
1 
This report.. describes the steps in the development of a sig-
nal extracter that can be used to detect the presence of a known 
signal from among a number of received signals. These signals 
could be modulated radio-frequency waves or pulse returns of 
laseTs. Once the signal is received and demodulated, the problem 
is one of determining if the wanted signal is among the received 
signals. If the signal is detected, the next sequence is to generate 
a "look" or track gate signal for use by the receiver system. The 
gate would denote the proper time to observe the input for deter-
rn.ination of information content. Since the receiver system would 
only be observing the input during track- gate time, the information 
obtained should be only from the desired signal. 
The problem can thus be separated into two modes. The 
process of detection (finding the wanted signal) can be termed 
''acquisition" of the real signal. Once acquisition is achieved: the 
problem becomes one of "tracking". The tracking mode must con-
sist of first predicting a window during which the desired signal 
pulse should arrive, and then, if a pulse was received during that 
time,· repeating the tracking process. If a pulse is not received, 
acquisition mode is re-entered . 
..t\fter the problem of acquisition and tracking are addressed 
2 
in this research report, the r.nain and · far-reaching concept concern-
ing the applicability of a high-speed bipolar microprocessor is in-
vestigated. The new generation of microprocessors, v1hich have 
been in development for many years, are now being released. The 
speed and microprogramability of the bipolar microprocessor now 
makes it possible, for the first time, to consider microprocessors 
for high- speed, real time data processing. 
3 
CHAPTER TWO 
PREI.JMINARY CONSIDERATIONS 
Prior to tJ:l:e_ actual design, several factors must be considered 
that determine the method of system implementation. These factors 
-
inclu~e the number of interfering signals to be handled, the pulse 
repetition frequency (PRF) of the wanted signal, time required for 
acquisition, components, component availability, and cost. It is 
for the above reasons that this research investigates the feasibility 
of using a microprocessor. This chapter discusses the basis for 
selecting the various components used and describes the input sig-
nal pulses in detail, setting the requirements for the system tirr.dng 
and total processing speed. 
II\l"PUT · SIGNAL DESCRIPTION 
---
Shown in l"igure lA is the general characteristics. of the input 
(llS) 
I ( l r .. &l -=-· t---1 t ... 
® 100 MICROSECONDS (llS) 
Input Signal Waveforms 
Figure 1 
--. 
4 
signal. Sho\vn in Figure lB 1s the conditioned signal. Term tp is 
the time between the wanted signal pulses. The number of pulses 
transn~itted (true-signal pulses) per second is the Pulse-Repetition 
-.-
Rate (PRR). In our case, the Pulse-Repetition Frequency (PRF) is 
equal to the PRR. The 3-microsecond wide input pulses (Figure lA) 
are preconditioned via the input conditioning circuits. These cir-
cuits stretch the 3-microsecond pulse to 100 microseconds (Figur~ 
lB). All pulses that enter the system undergo the same condition-
ing. This conditioning creates a. dead ti1ne (ti1ne during which in-
puts are not recognized by the input conditioning circuitry) o£ 97 
microseconds. The system will recognize conditioned inputs (PRF) 
and other signals (also conditioned) which occur (during non-dead 
titnej and extracts the desired signal. Sho'A:n in Figure 2a is the 
conditioned de sired signal. Where Pc represents the pulse cycle 
of the desired signal. Shown in Figure 2b are the random pulses 
whjch were conditioned via the input conditioning circuitry. These 
random pulses are labeled s1 . Figure 2c shows the total condition-
ed input as being made up of both the desired and random signals. 
<~OMPONENT SE.LECTION 
All circuits, except the n~icroprocessor and memory, are 
constructed with the 7400 series TTL fa1nily, which \vas chosen 
because it .is compatible with the. system requirements. The micro-
processor is the Intel 3000 Schottky Bipolar LSI Microcomputer; 
5 
14 - ~c-------1 
_I__ _____ L~- · --=----l 
A 
B 
c 
Desired and Randotn Signal Waveforms 
Figure 2 
-. 
6 
at present, this unit 1s tl1e fastest and one of the few microproces-
sors that are microprogran'lable. The architecture of the 3000 
system allows it to be adapted to real-time processing more 
readjly than almost all second-generation microprocessors. The 
3000 .systetn is TTL compatible, which means interfacing circuits 
are kept to a minimum throughout the . ·design. Software and hard-
\Vare support has been developed by Intel and is available for use 
during de sign. 
MEMORY SELECTION 
There are three types of memory used in this systern. The 
microprocessor's microprogram memory is comprised of a read-
only memory (ROM). The R.OM size is 512 x 32 and will be of a 
high- speed nature. The main memory of the 3000 microprocessor 
system is comprised of two kinds of Random-Access Memory (RAM). 
Half of the RAM is a high- speed memory and half a low- speed 
memory. This reduces the total cost of the RAM used in this 
system. The total amount of RAM needed depends on the complex-
ity of the acquisition and track programs. Addition of other sub-
progra.n:1s V\rill also increase the need for more ROM and RAM. 
CHAPTER THREE 
SYSTEM DESIGN 
7 
As the initia-l step in the system description, an overall view 
of the system is given in Figure 3. The received signal is sent to 
the input cor-ditioning and timing circuits where it is conditioned and 
stretched. This circuit 1s constructed with. TTL and is dependent 
upon the characteristics of the receiver. Since the input condition-
ing and timing circuits are not unique to the rest of the system, 
ti1ey are not covered in detail. The input signal description pro-
vides the information needed by the rer.nainder of the system to per-
form data processing. 
SIGNAL DIGITIZING 
The function of tl1e first component of the acquisition model 
the delta digitizer, is to count the system clock times between data 
pulses in the conditioned signal. The digitizer output is a 12·-bit 
word (delta), which allows the system to digitize an interval of 
(4$ 096){100ll s) = 409.6 ms. 1'herefore the lowest PRF that can be 
handled .is 2.44 pulses/second and the highest PRF is one pulse/ 
l0011s (without interfering signals). This represents a PRF of 
10-Kp/s. The delta digitizer sets a lin1it on the range of PRF' s 
that can be l1andled. In order to handle lower pulse frequencies, a 
larger \¥ord length is required. If higher pulse frequencies are to 
be handled, the systerr1 clock rn.ust be increased and the pulse width 
r
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9 
of the conditioned input must be· decreased. 
DELTl\ ME:tv10RY 
After the ~i~e differences (deltas) between input pulses are 
digitized, they are stored in memory. The number of memory 
locations needed for deltas is dependent on two major factors. The 
first .factor is the nurnber of pulse cycles needed by the processor 
to determine correlation (i.e. the more total signal pulse cycles 
observed before acquisition, the less chance of a false track). The 
second factor is the number of Pulses/Pulse cycle the system must 
handle (i.e., the greater the number of Pulses/Pulse cycle the 
greater the number of deltas betv1een true signal pulses). This 
rneans more deltas must be stored in memory in order to achiev e 
acquisition. In this research report, three pulse cycles are used 
for acquisition vvi.th nine rando1n pulses and one data pulse/Pulse 
cycle. This requires a minimum of thirty memory locations for 
storing deltas. Five extra memory locations are used for timing . 
problems described in Chapter Seven. Imple1nentation thus requires 
thirty fi.ve 12-bit words to store the deltas in the microprocessor 
n1en~ory. The operations needed to update the d~lta are described 
in tl1e latter part of this research report. 
10 
CHAPTER FOUR 
DELTA PROCESSING 
Once the deltas are stored in memory the next step is pro-
cessing of the deltas. The general processing method is described 
in the following. The actual algorithm used is covered in greater 
detail in later paragraphs. The first case considered is the case 
where only the desired signal occurs. 
PROCESSING OF SIGNAL WITHOUT NOISE 
Figure 4 shows the input pulses and deltas for this simple 
case. 
PT PO pl p2 p3 
~::-:~ __ ±_:~3- ± n2±!!.l----j 
Input Signal and Deltas for a simple case. 
Figure 4 
Ter111.s Po through P 3 are the pulses that have been received by 
the system; p 3 1s the first pulse received and Po the last (or 
most recent) pulse recei ved;' PT 1s a pulse that has not yet been 
received, whereas ~1, 6z 1 and !J. 3 are the delta intervals between 
their corresponding pulses; ll4 is the delta or time fro1n Po 
until 
another pulse from the generating source arrives. The delta digi-
tizer forrJ.~S three 12-bit ~1ords that contain Ill, 
In this case, n1 = l:lz = ~ = correct PRF time for pulses. 
11 
Once the microprocessor begins delta ·processing (where the deltas 
are stored) 61 is noted to be equal to the correct time. When 
the ne>.rt delta is _ ~bserved, it also j s found to be equal to the cor-
rect time. '"fhis process continues for three delta intervals 
(4 pulses). After the delta interval level is reached, track mode is 
entered to begin prediction of when PT should arrive. This is 
done by counting down l14. Once the t14 counter reaches zero, 
tl1e conditioned input is observed to see if a pulse is present. 
PROCESSING OF SIGNAL WITH NOISE 
The more complex case of extraneous pulses is described in 
the following paragraphs. Figure 5 shows the five Pulses/Pulse 
Cycle case. The true pu]se and deltas in the presence of £cur 
other extraneous pulses. The delta n~emory of 35 allows the system 
to handle ten pulses/pulse cycle in a manner similar to that of the 
five pulses/pulse cycle case. 
PT Po P1 
l2~1~1~1~1~~~~~~j6_1~~~A~10~~-~~~-~~~~~A1~ 
Input Signals and Deltas for a complex case. 
Figu~e 5 
12 
Here, again, Po through P3 are the pulses that have been 
received with P 0 being tl1e last (or most recent) pulse received; 
PT is a pulse -that has not yet been received; ~l through ~ 15 
are the delta intervals that have been received. Once received and 
digitized, the deltas are stored in memory. As deltas enter, they 
.. 
are added until the correct sum (TREQ) is found. If, during check-
ing, "fREQ is not derived, the system simply waits for new deltas. 
If, wl1cn adding delt:ts, TREQ 1s exceeded, ~1 1s dropped and 
the remaining deltas are summed in a search for the correct TREQ· 
For the case \vhere three pulse cycles are required for ac-
quisiti on, TREQ must be 1net three successive times. Track mode 
is then entered. 
-. 
CHAP1, ER FIVE 
SYSTEM ARCHITECTURE 
13 
Before 3ys~~!!l software can be developed, the system arch-
tecbJ.re must be devised. Once the system architecture is designed, 
the software can then be developed around it. Sho\vn in Figure 6 
is 'the microprocessor system architecture. The system contains 
four major operating blocks. This system is comprised of an 
Intel Bipolar Microcomputer LSI set. System architecture is 
straightforward and allows almost total operation in software. 
1\1ICROPROGRAM COI'~TROL UNIT 
The Microprogram Control Unit (MCU) is the Intel 3001. It 
controls the sequence in VJ'hict1 microinstructions are fetched from 
the microprogram memory. The MCU contains ne:xrt-address logic 
that determines the next m.icroconstruction. The MCU also con-
tains flag logic, latches, and output buffers. 
MITCROPROGRAM READ-ONLY MEMORY 
The second major block in the system is the R01.1, micro-
program memory. This RO:NI contains _512 (32-Bit) words. Each 
word is a microinstruction. The MCU controls which micro-
instruction is sent to the pipeline register via the 9-Bit ADDRESS 
IN bus. The output of the ROM, which is a microinstruction, has 
the format shown in Figure 7. 
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16 
PIPELINE REGISTER 
The third major block is the pipeline register. The pipeline 
register allows ~1_1~ system to operate at a higher speed. During 
an operating cycle, the outputs remain stable and the CP array 
functi.ons normally. While the outputs of the pipeline register are 
being held constant, the inputs are allowed to change and move to 
the next n1icro-instr1.1ction. Vv11en the CP array completes a micro-
instruction, the next one i& already at the input of the pipeline 
register, reducing total cycle time. 
CEN'TRAL PROCESSING ARRAY 
The last major block is the CP array, which is comprised of 
six Intel 3002 Central Processing Elements. Each element contains 
all circuits that represent a 2-bit wide slice through the data pro-
cessing section of the microprocessor system. The actual CP 
array men1ory is small, containing only constants and short-term 
mem.ory for the deltas and predict- count-down time. The output 
status block is made up of a number of latches that are enabled 
during different times in the program. The data bus of tl1e CP 
array outputs status information regarding its progress during t~e 
acquisition mode. The signal input enters the system at the least 
significant bit of the I bus of the CP array. Since the input is 
serial in nature, only one bit of the twelve-bit I bus word is 
needed. 
CHAPTER SIX 
SYSTEM DATA FLOvV 
Each sys~~rp.- clock ti1ne, the conditioned input signal line 
(Figure 2) is observed and a test is performed to see i£ a pulse 
17 
has been received. At this point, the delta word must be processed 
and put back into n1emory. This processing is done via the soft-
ware which. makes up the Delta Digitizer. The Delta memory is 
then checked in order to detect the presence of the real signal. If 
the signal is not detected, the system. waits for more delta informa-
tion from the delta digitizer. If acquisition does occur, the Predict 
Counter is down counted and tested. The predict counter is down 
counted once during each system clock time until it reaches one, 
at ~vhich time a track gate signal is generated. The conditioned 
input is then observed and if a signal is present the count-down of 
the predict counter and track gate generation subprogram (track . 
mode) are re-entered. If no signal was present the acquisition 
mode is entered. 
CHAPTER SEVEN 
SYSTE~v1 SOFTWARE 
18 
The syst~~ _software is divided into three major parts. 1,he 
first part consists of the software required to digitize the input 
data into a twelve-bit word. The second major part is the soft-
~rare required to check for acquisition:· this check also includes 
storing of the deltas in memory. The final portion of the soft"\vare 
is the generation of the predict count-down word. This subroutine 
also covers counting down of the predict word. Once the count-
do\vn word reaches zero, an output bit is generated by the tllicro-
processor for use by the external systems. 
DIGITIZER SOFTvVARE 
The requirements for the digitizer are that it sample the in-
put signal once during every 100-microsecond cycle tirr1e. The 
soft\vare must then determine if the input data is ''high" and keep 
track of the 100-microsecond cycles between each pair of incoming 
pulses (highs). The softv.rare flow chart for the digitizer function 
is shown in Figure 8. After the delta word has been for1ned, it is 
stored in one of the 35 memory locations in the CP array n1emory. 
The 35 vJ"ord locations are used as a first-in-first-out (FIFO) 
storage register. The soft ware routine performs some upkeeping 
of FIFO. Since maintenance of memory and other specialized 
regj sters are straightforvvard in nature, no detailed coverage is 
F 
SHIFT 12-by-35 . 
STACK IN 
MEMORY DOWN 
BY ONE 
v 
STORE CTR IN 
POSITION 0 OF 
12-BY-35 
MEMORY STACK 
F 
RESET CTR 
TO 0 
,~ 
SEND OUT 
"NEW DELTA 11 
SIGNAL 
_j 
Digitizer FloV\r Chart 
Figure 8 
ZERO 
.FIFO 
STACK 
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20 
given. The digitizing operation must be entered every 100 micro-
seconds (a 10-kHz rate) in order to obtain the resolution required 
by the system. . Upon entering the program, the first branch test 
is to checl< if the input data is a ONE during this 100-microsecond 
time. If the test is NO: then a ONE is added to the total time 
being stored by the CTR \Vord. 
CTR Count '\~lord 
The CTR count 1s that time from the last input data pulse, 
or: CTR x 100 ~s = RT 
where CTR = Count Number 
R T = Real time between the last input pulse 
and present 100 ~s period. 
(2) 
After CTR j s upcounted, the program waits until the next 100 -
microsecond period before new information can be obtained. If an 
input pulse (Data = 1) occura, another branch condition is entered. 
1'est of CTR Count 
During test of CTR count, the CTR \Vord is checked to be 
sure it is not larger than th.e actttal delta tirr1e (T req) the system 
is seeking. If CTR is larger than Treq' then acquisition is not 
possible. Hence the syste1n is re-init:i.alized. If CTR is less than 
or eq~al to rrreq (delta count in range), the FIFO stack is updated 
and the CTR count is stored in location zero. Tl1e CTR is then 
reset to zero in preparation for a; new delta. At the same time, a 
21 
new delta signal is generated. This signal is used by the processor 
to initiate check for acquisition. The system then waits for the 
next 100-micro-sec-ond cycle before starting the process again. 
FIRST-IN-FIRST-OUT STORAGE REGISTER 
In the actual system, the FIFO is implemented as shown in 
Figure 9. 
12 
. 
35 
I I 
• 
I- I-z z: ::> 
=> 0 0 u u 
z: t-· ::::> t-4 0 
'--
._ 
First in First Out 
Storage Register 
Figure 9 
22 
By using two pointing words, it is not necessary to shift around the 
entire 12 by 35 file. When a new delta is stored the IN COUNTER 
is changed by on_e .• - When data is removed, the OUT COUNTER is 
cl1anged by one. This saves ha·ving to make 35 different shifts as 
data <;ieltas are entered or taken from tl1e stack. 
Once a delta has been entered in .. the stack, the microprocessor 
begins processing. The processing uses the remainder of the 100-
microsecond cycle after the delta digitizing has occurred. If delta 
digitization required 10 microseconds 1 then 90 microseconds remain 
to look for correlation in the memory stack. If processing did not 
happen at real-time speed (due to noise), the IN and OUT counts 
would move apart. If information is · processed before the IN COUN'T 
and OlJT COUNT are 1nore than 35 locations apart,_ no data is lost. 
Tl1us, duri~g a quiet (no noise) time, data in the stack is worked 
down, making room for new input data. Data would normally be 
moved from the stack and operated on by the CP array via the 
MCU. At this point, the acquisition check takes place. 
ACQUISITION SOFTvVARE 
The acquisition software flow chart is shown in Figure 10. 
The program is first entered when the first delta is received from 
tl1e digitizer. Once the program is entered, data must be pulled 
from the FIFO stack at a rate such that the stack does not fill up 
and lose delta infor1nation. 
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Accumulated Delta 
Once the program is entered, the first calculation made is 
that of accumulated- delta (ACC f'l ). This is a running sum of tl1e 
incremental deltas. The first and second branch tests check ACC t:.. 
against the limits of T req· If ACC 6 is less than T req' suffic~ent 
.. 
deltas have not been received and the · system must wait for a new 
delta to add · to the ACC 6 total. Once ACC 11 passes the first test, 
it is tested to check if ACC 6 1s greater than T req· For a posi-
tive test, the oldest delta is then deleted and the new ACC 11 1s 
checked against the limits. 
Confidence Count 
Before the limit check, the confidence count (CONF COUl\TT) 
is set to zero. If the ACC/1 is equal to T req the confidence 
count ( CON:F COUNT) is increased by one and the ACC!J 1s set to 
zer~. The CONF COUNT 1s then checked to see if it reached 
three. If the CONF COUNT is below three, the system returns 
and accumulates any deltas left in the LIFO stack or waits for new 
deltas. At this time, the program is entered aga1n. Acquisition 
occurs when CONF COUNT equals three. 
Predict Count 
At tl1is point, the predict count-down word is set up. The 
predict count is equal to the nutnber o! 100-microsecond cycles 
before the next real pulse should arrive. Since, at this time, the 
-. 
25 
system may have slipped 1n real time, it is necessary to get back 
in phase with real time. This 1s done by first subtracting one 
(if any are pre~ent) of the deltas in the LIFO stack that have not 
yet been processed into an ACC fj 
Next, the predict count 1s checked to see if the count is in 
range. If, at this time, the predict count moves out of range, the 
confidence count is reset and the ACC fj is set equal to zero. The 
progran"l. is again entered at the start and processing begins. If 
the predict count-down word is in range, another test is made to 
see if there are any more deltas available that could be subtracted 
from the count. If there are more deltas in the LIFO stack, the 
oldest is subtracted from the predict count-down word and the 
count is again range checked. 
When there are no more deltas in the LIFO stack, the present 
CTR count is subtracted from the predict count. The predict count 
is then checked to see if it is in range. If the predict count is 
less than zero (out of range), the CONF COUNT is reset and ACCfj 
is set to zero. 1,he progra.m is then re-entered at the beginning 
and processing continueo. If the predict count 1s in range, the 
count-down and missing pulse subroutines are entered. 
- Upon entering the count-down subroutine, the predict count is 
checked to see if it equals zero. If the predict count equals zero, 
the missing pulse subroutine is entered. If the predict count is not 
26 
equal to zero, a test is made t.c see if a nev1 100-microsecond 
cycle has started. Once a new 100-microsecond cycle starts, the 
predict count is ~-o~- counted by one. The program then loons 
..&. 
back and the predict count is tested again. 
The missing pulse subroutine checks the input for pulse 
arrival. If a pulse is present, the rnissing pulse count is reset 
and the predict count is set. At this time 1 the count-down sub-
routine is re-entered. If there is no pulse present, the missing 
pulse count is increased by one. The missing pulse count 1s then 
checked to see if it is equal to N, where N is the number of 
allovled missed pulses before the program is reset and started over 
again. If tl1e r.nis sing pulse count is equal to l'.J", then the COI'~F 
COUNT is reset and ACCfj 1s set to zero. At this point, the main 
program 1s re-entered at the beginning. If the missing pulse count 
did not equal N, then the predict count 1s set and the count-down 
subroutine is entered. 
CI-IAPTER EIGHT 
DIGITIZER PROGRAMMING 
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In order to show feasibility of using a bipolar microprocessor 
in this system, a portion of the digitizer subprogram will be placed 
in a micro-instruction sequence. Oper.ation of this subprogram 1s 
described in Figure 8 in the previous chapter. FIFO storage 
register is described in detail in Chapter 7 and will not be con-
sidered as part of this coded sequence. 
For the purpose of sho'\ving the feasibility of us1ng a bipolar 
microprocessor, a simplified flow chart 1s used (Figure 11). The 
flow chart of Figure 11 was microcoded and the final micro-instruc-
tions are shown in Figure 12. .A complete explanation of the pro-
cess used to arrive at the given micro-instructions is contained in 
Appendix 3. Also included in this appendix are the state diagram 
and memory map for the digitizer subprogram. 
Microcoding of the digitizer is straightforward once the actual 
algorithm was developed. The single jump us·ed throughout the 
program for decision making is the JCF command. Input and out-
put points are indicated in the program. The I/0 me1nory control 
field _(shown Fig. 5) of the ROM is set up to achieve the desired 
Inp~t/Output operations as called out via the progratn. As can be 
seen, the progran1. itself contains ·two branches. Referring to the 
. - . -
INITIAL 
SET UP 
R7=0 M[l]=O 
R9=0 M[2]=0 
Rl=O 
A6=0 
M[O]=O 
STORE CTR 
IN MEMORY 
RESET CTR 
TO 0 
-. 
ZERO CTR 
IN MEMORY 
Simplified Flow Diagram of the Digitizer 
Figure 11 
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I 
I 
F FC K AC COif1EttT 
1 CSR-7 FF1,HCZ 0 JCR-1 SETTINGS TREQ 2 R7 = 0 
2 CSR-9 F~1 !~fZ_ 0 JCR-4 SETTING CTR = R9 = 0 
3 CSR-1 FF1,HCZ 0 JCR-6 I SETTING Rl = 0 
4 ILR-1,AC FFO,HCZ 0 JCR-7 SETIING AC = 0 
5 LMI-1 FFl,HCZ 0 
I 
JCR-8 SETTING OUTPUT ADDRESS = 0 
I 
I UPCOUtiT I NG Rl 
I 
OUTPUT AT THIS POINT M[O] +0 R1 = R1 + 1 = 1 CONF COUNT = 0 
6 LMI-1 I FF1,HCZ I 0 JCR-9 SETTING OUTPUT ADDRESS = 1 UPCOUNTING R1 
OUTPUT AT THIS POINT H[1] +0 R1 = R1 + 1 = 2 MP.COUNT = 0 
7 LMI-1 I Ffl,HCZ I 0 JCR-12 SETTING OUTPUT ADDRE~S = 2 UPCOUNTING R1 
OUTPUT AT THIS POINT N[2] +0 R1 = R1 + 1 = 3 PREDICT COUNT = 0 
LHI-1 I .FFl.HCZ I 0 I 8 JCR-13 SETTING OUTPUT ADDRESS = 3 
UPCOUNTING R1 
INPUT FROM HE~RY TO GET TREQ WHICH IS STORED IN H[3], R1 = R1 + 1 = 4 
9 ACM-AC FFO,HCZ 0 JCR-14 STORING TREQ INTO THE AC 
REGISTER AC + TREQ 
10 ORR-7 FFO,HCZ 1 JCR-15 STORING TRE9 IhiO R7 
R7 V AC + R = 0 V AC + R7 
11 OR1-AC FFO,STC 1 JCC-1 CO + I V 0 = I 
AC + I V 0 = I. SET C 
12 N0?-7 FFO,HCZ 0 JCF-0 JUMP-BRANCH. C = DATA 
DATA= 0, STEP 13; DATA= l. STEP 15 
13 Il.R-9 FF1, HCZ 0 JCC-1 CTR = CTR + 1 + R9 
14 DSM-1 FFO,HCZ 1 EXIT DECREMENT Rl. Rl = 3 
I PRESETTING R1 FOR REENTR¥ 
E~IT PROGRAMS WAIT UNTIL NEXT 100-~s CYCLE, AND ENTER AT STEP 9. 
STEP 16 iS DONE SO THAT STE~ Y CAN BE HADE THE ?OihT OF REENTRY In All CASES. 
15 lLR-9,AC FFO,HCZ 0 JCC-1 CTR • AC 
16 C:1A FF1,HCZ 0 JCR-8 C'fif + 1 + AC 
TAKE COHPL OF CTR PLUS ONE + AC 
17 AlR-7 FFO,STC 1 JCR-7 (Cfif + 1) + TRE~ + AC 
USED TO GENERAl Co 
18 NOP-7 FFO.HCZ 0 JCF-0 JUMP-BRANCH, Co = 1 + TRE~ ~ CTR 
Co= 1, STEP 24; Co= 0, TEP 19 
19 LMI-1 FF1,HCZ 0 JCC-1 CTR > TRESt ZERO CTR I P{ HEf.'IJRY 
SETTING 0 PUT ADDRESS = 4, R1 + R1 + 1 
20 CLA-CO,AC FFO,HCZ 0 JCR-1 SETTING AC + 0 
OUTPUT AT THIS POINT M[4] +0 CTR IN HEHORY HAS BEEN SET TO ZERO 
21 CLR-9 FFO,HCZ I 0 JCR-0 SETTING R9 ~ il 
PRESETTING FOR REENTRY 
22 OSH-1 FFO.HCZ 1 JCC-2 DECREMENT R1, Rl = 4 
PR~SETTING Rl FOR REEMTRY 
23 DSM-1 FFO,HCZ 1 EXIT DECP.EHEriT R1 • R1 = 3 
PRESmiNG R1 for J~EENTRY 
EXIT PROGRAM WAIT UNTIL NEXT 100-~s CYCLE AND REENTER AT STEP 9 
24 LMI-1 FF1,HCZ 0 JCC-1 TRfY > CTR STORE CTR IN MEMORY SE IiG OUTPUT ADDRESS = 4, Rl + R1 + 1 
25 ILR-9,AC FFO,HCZ 0 JCR-1 LOADS CTR IH AC REGISTER AND THEN GO 
! THROUGH PRESETS 
GO TO STEP 21 
OUTPUT AT THIS POINT M(4) +CTR R1 = R1 + 1 "' 5 
NOTES: H~O~ = COHF COUNT M 1 = HP COUNT 
H 2 = PREniCT COUNT 
- M 3 = TREQ = R7 
H(4 = CTR 
Fo + L1 & C1 
Co & Ro .. F1 
CARRY .. TREO > CTR 
NO CARRY + CT( > TREQ 
CTR z: R9 
Microinstruction Program Listing for the Digitizer 
Figure 12 
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10, 
program state diagram in Appendix 3, it can be seen that during 
initialization, steps 1 through 7 are used to clear and set up the 
required register.s -and memory locations. From tlris point, the 
shortest path to an exit 1s steps 8-14. This path contains one 
input cycle that 1s used to input T req. Tl1e total time required 1n 
this path is: 
7 micro-instructions x {instruction operating time) = 
7 x 150 ns = 1050 ns = 1. 05 microseconds. 
Ti1e alternate branch follows steps 8 through 12, and 15 
through 23, Instead of steps 19 and 21, setps 24 and 25 could 
have been followed: the total branch time would remain the same. 
This longer path is: 
14 micro-instructions x {instruction operating timej = 
14 x 150 ns = 2100 ns = 2. 10 microseconds. The longest path 
time from re-entry is: 
~T = 14 x 150 ns = 2. 10 rrricroseconds 
where: MT = maxim.um time tl1rough subro·utine. 
The cornplete digitizer requires 25 micro-instructions, that 
use 4. 88o/o of the available micro-instruction n1.emory, \vhich con-
tains 512 n1.icro-instruction words. The maximum time through the 
subroutine represents 2. 10o/o of the total program time. These two 
figures provide some insight regarding the feasibility of implement-
ing larger progra1ns in the micro-instruction ROM rather than 
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using the more conventional interpretive programming technique. 
-... 
3.2 
CHAPTER NINE 
SUMMARY, CONCLUSIONS, AND RECOMMENDATIONS 
-.-
This research report presents a n1ethod for extracting 
constant frequency signals fro1n a pulse strean~. Algorithms were 
d~veloped so that the feasibility of using a microprocessor could 
be detern"lined. The architecture for a bipolar-microprocessor-
based system was then presented. 1,he proposed system uses the 
Schottky Bipolar Microprocessor chip family produced by Intel 
Corporation. The microinstruction operations repertoire of the 
Intel-farnily of microprocessors is representative of n1ost present 
day bipolar microprogrammable microprocessors. This allows 
conclusions reached in regard to the Intel 3000 system to be 
applied to the entire family of mic-roprocessors. For the Intel 
3000 systen1, a microinstruction sequence was developed around 
the operation and flow chart of the digitizer. This micro-
instruction sequence, along with the operation time and memory 
size, provides the basis for determining the feasibility of using 
1nicroprocessors for real-time data processing. 
Use of state sequence programming allowed the digitizer 
operations to be performed in a mini.m·um amount of time. This 
is a result of processing the next state information and the control 
inforn1ation in parallel. The size of the microprogram memory 
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used was srr1all enough to allow tl1e total digitizer progran1 to 
reside in the 512 x 32 ROM memory. The lirr1iting factors arc 
the size of the mi-croprogra1n memory, operations needed in the 
program, and the input- output formats used in the program. A 
more optimal, large-scale, real-time processing system would 
contain a m.ain program implemented through interpretive pro-
gramming. The n~ajor reason for this is the limited size of the 
microprogra1n memory. In any real-time processing system, as 
much of the program as possible should be in the microprogram 
tnemory. In a limited state, real-time system, all operations 
(except for data store), should take place through state sequencing 
in the microprogran1 memory. This would yield the fastest real-
time processing possible from the system. As demonstrated 
through the state sequence programming of the digitizer, the size 
for the microprogram memory required was not prohibitive. 
Real-time processing problems can be divided into two major 
groups. One group requires a limited nu1nber of states and has a 
minimu1n amount of computation to be .performed; this type is 
primarily concerned with state decision-making ~hen given a number 
of conditions and signal inputs. The second major group requires 
a larger number of states (due to program size) and a greater 
num.ber of computations before decisions can be reached. This 
?A 
.J"'% 
type of real-time processing problem can only be handled through 
the use of a combination of interpretive and state sequence pro-
gramming. In ~i~her case, the ability to microprogram the micro-
processor is the tnaJor factor that q·ualifies the microprocessor for 
real-time processing. The greater the amount of interpretive 
program control used, the slower the operating speed of the 
systems. In the caBe where system requirements call for a large 
amount of I/0 operations to main r.o.emory and external device, a 
multiple rr1icroprocessor system should be considered. 
The utilization of microprogrammed microprocessors 
provides the best single approach to system-level digital real-time 
processing. Their flexibility, speed, size, and cost now make 
microprocessors a real alternative to hardwired real-time systems. 
The microprogram.n~able microprocessors are the most feasible for 
real-time processing because an instruction set can be defined. 
This not only allows custonJ. instructions but also allov/s complete 
subprograms and major parts of otl~er programs to be contained in 
the instruction memory, thereby incre~sing operating speeds. Use 
of the microprocessors requires creation of new software techniques 
and algorithms. Major hard\vare designs and development will ?e 
in the area of I/0 interfaces. The actual system structure will 
re1nain somewhat fixed from system-to- system but each new system 
-. 
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will require development of a new software package. Thus, it vvill 
be the soft\vare programming e11gineers, through their ability and 
efficiency in prog-r-amming, that determine the success of the over-
all system. 
Although microprocessors provide wide flexibility, both 
during and after system design, care must be exercised to ensure 
that software algorithms are of th.e most optimal form. Use of 
microprogrammable microprocessors for real-time processing will 
require that new software aids be developed. Once softw-are aids 
sucl1 as syste1n monitors, text editors, macro assemblers, and 
co1npilers are developed and released, soft'.vare development time 
could be reduced by as m\.tch as 50o/o. As software development 
progresses, the feasibility of larger real-tirne systems \viii 
increase. 
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APPENDIX 1 
Intel 3001 
Microprogram Control Unit Data Sheet 
- - -
The INTEL Bipolar Microcomputer Set 
is a family of Schottky bipolar LSI cir-
cuits which simplify the construction of 
microprogrammed central processors 
and device controllers. These processors 
and controllers are truly microprogram· 
med in the sense that their control logic 
is organized around a separate read-only 
memory called the microprogram mem-
ory. Control signals for the various 
processing elements are generated by the 
microinstructions contained in the m1cro· 
program memory. In the implementation 
of a typical central p1 ocessor, as showf' 
below, the microprogram interprets 
a higher h:\•cl (.\f instru:tions called 
macroinstructiOI•S, similar to those 
found in a small computer. For device 
controllers, the microprogrc;ms directly 
implement the required control 
functions . 
MICno 
PnOGHAM 
Mt:Monv 
Figure 1. Block Oiugram of a Typical Svstem 
SCHOlTKY 
BIPOLAR LSI 
The INTEL 3001 Microprogram Control 
Unit (MCU) contr~ls the sequence in 
which microinstructions are fetclied 
from the microprogram memory. Its 
functions include the following: 
Maintenance of the microprogram 
address register. 
Selection of the next microinstruction 
based on the contents of the micro-
program address register. 
Decoding and t~sting of data supplied 
via several 1nput busses to determine 
the microinstruction execution 
sequenc\;. 
Saving and testing of c&Jrr'r' ot..tput dai:a 
froM the central processor (CP) array. 
Conuol of carry/shift input data to 
the CP array. 
Control of microprogram interrupts. 
""'~"',O"''V 
"'Ua"•-au& 
Other.rr.embers of the INTEL Bipoldr Microcomputer Set 
3002 C~ntral Proces~ir.9 Element 3212 Multi-Mode Latch Buffer 
3003 Look-Ahead Carry GeneraTor 3214 Priority Interrupt Control Unit 
3001 
MICROPROGRAM 
CONTROL UNIT 
High Performance - 70 ns Cycle Time 
TTL and DTL Compatible - Fan Out 
of 10, Ali Outputs 
Fully Buffered Three-State and Open 
Collector Outputs 
Direct Addressing of Standard Bipolar 
PROM or ROM 
512 Microinstruction Addressabilit',• 
Advanced Organization 
9-Bit Microprogram Address Register 
and Bus 
4-Bit Program la!ch 
Two Flag Registers 
. Eleven Address Control Functions 
Three Jump and Test latch 
Functions 
16-way Jump and Tes: Instruction 
Bus Function 
Eight Flag Control Functions 
Four Fliig Input Functions 
Four Flag Output Functions 
40 Pin DiP 
~"'~ ~ '~ 'r"'-c;)lfl 
"-t:.'WIO?.'C 
3226 Inverting Bi-Directional Bus Driver 
3601 Standard Schottky Bipolar PROM 
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PACKAGE CONFIGURATION 
PX4 _r,-t-~ Vee 
PX7 -<i2 L_j 3B~ACo 
PX6 3 38rAC1 
PX5 4 37 ACs 
sx3 5 
sx2 a 
PR2 7 
sx, 8 
PR, 9 
SXo 10 
PRo 11 
FC3- 12 
FC2 13 
FO 14 
FC0 15 
Fc1 16 
Fl 17 
ISE - 18 
CLK- 19 
GNO 20 
INTEL 
3001 
36 LD 
35 ERA 
34 MA8 
33 -MA7 
32 MAt; 
31 MAs 
30 - MA4 
29 MAo 
28 MA3 
27 MA2 
26 MA1 
25 EN 
24 ACt; 
23 AC4 
22 AC3 
21 AC2 
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PIN DESCRIPTION 
PIN SYMBOL 
1-4 PX4-PX7 
5, 6, 8, 10 SXo-SX3 
7, 9, 11 PR0-PR2 
12, 13, 15, FC0 -FC3 
16 
14 FO 
17 Fl 
18 ISE 
19 CLK 
20 GND 
21-14, ACo-ACs 
37-39 
25 EN 
26-29 MAo-MA3 
30-34 M~-MA8 
35 ERA 
36 LD 
40 - vee 
-. 
NAME AND FUNCTION 
Primary Instruction Bus Inputs 
Data on the primary instn;ction bus is tested by the JPX function to 
determine the n~xt microprogram address. 
Secondary Instruction Bus Inputs 
Data on the secondary instruction bus is synchronously loaded into the 
PR-Iatch whil~ the data on tha PX-bus is being tested IJPX). During a 
~ubsequent cycle, the contants of the PR-latch may be tested by the 
JPR, JLL, or JAL f\.lnttions to determine the next microprogram address. 
PR-Latch Outputs 
The PR-Iatch outputs are asynchronously enabled by the JCE function. 
They can be used to modify microinstructions at the outputs of the 
microprogram memor" or to provide additional control lines. 
Flag Logic Control Inputs 
The flag logic control inputs are used to cress-switch the flags (C and Z) 
with the flag logic input (FI) and the flag logic output (FO). 
Flag Logic Output 
The outputs cf the flags (C and Z) are multiplexed internally to form the 
common flag logic output. The output may also be forced to a logical 0 
or logical 1. 
Flag Logic Input 
The flag logic input is demultiplexed internally and applied to the inputs 
of the flags (C and Z). Note: the flag input data is saved in the F-latch 
when the clock input (CLK) is low. 
Interrupt Strobe Enable Output 
The interrupt strobe enable output goes to logical 1 when one of the JZR 
functions are selected (see Functional Description, page 6). It can be used 
to provide the strobe signal required by the INTEL 3214 Priority Interrupt 
Control Unit or other interrupt circuits. 
Clock Input 
Ground 
Next Address Control Function Inputs 
All jump functions are selected by these control lines. 
Enable Input 
When in the HIGH state, the enable input enables the microprogram 
address, PR-Iatch and flag outp.uts. 
Microprogn1m Column Address Outputs 
Microprogram Row Address Outputs 
Enable Row Address Input 
When in the LOW state, the enable row address input independently 
disables the microprogram row address outputs. It can be used with the 
INTEL 3214 Priority Interrupt Control Unit or other interrupt circuits 
to facilitate the implementation of priority interrupt systems. 
Microprogram Address Load Input 
When in thtJ active HIGH state, the microprogram address load input 
inhibits all jump functions and synchronously loads the data on the 
instruction busses into the microprogram register. However, it does not 
inhibit the operation of tt1e PR·Iatch or the generation of the interr&Jpt 
~trobe enable. 
+S Volt 3upply 
(1) Active HIGH unless otherwise specified. 
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TYPE(1J 
active LOW 
active LOW 
open collector 
active LOW 
three-state 
active LOW 
three· state 
\. 
three-state 
LOGICAL DESCRIPTION 
The MCU performs two major control 
functions. First, it controls the sequence 
en which microinstructions are fetched 
from the microproyram memory. For 
this purpose, the MCU contains a micro-
program address register and the 
associated logic for selecting the next 
microinstruction address. The second 
function of the MCU es the control of 
the two flag flip-flops that are included 
for interaction with the carry input and 
carry output logic of the CP array. 
The logical organization of the MCU 
is shown in Figure 2. 
NEXT ADDRESS LOGIC 
The next address logic of the MCU pro· 
vides a set of conditional and uncondi· 
tional address control functions. These 
address control functions are used to 
implement a jump or jump/test opera· 
tion as part of ev!ry microinstruction. 
That is to say, each microinstruction 
typically contains a iump operation field 
that !pecifies the address control 
function, and hence, the next micro· 
program addl'ess. 
In order to minimize the pin count of 
the MCU, and reduce the complexity of 
the next address logic, the microprogram 
address space is organized as a two 
dimensional array or matrix. Each 
microprogram address corresponds to 
a unit of the matrix at a particular 
row and column location. Thus, the 9-
bit microprogram address is treated as 
specifying not one, but twc addresses -
the row address in the upper five bits 
and the column address in the lower 
four bits. The address matrix can there· 
fore contain, at most, 32 row addresses 
and 16 column addresses for a total of 
512 microinstructions. 
The next address logic of the MCU 
makes extensive use of this two com-
ponent addressing scheme. For example, 
from a particular row or column 
address, it is possible to jump uncon· 
ditionally in one operation anywhere in 
that row or column. It is not possible, 
however, to jump anywhere in the 
address matrix. If fact, for a given loca-
tion in the matrix, there is a fixed sub· 
set of microprogram addresses that may 
be selected as the next address. These 
40 
possible jump target addresses are referred 
to as a jump set. Each type of MCU 
address control (jump} function has a 
jllmp set associated with it. Appendix 
C illustrates the jump set for each 
function. 
FLAG LOGIC 
The flag logic of the MCU provides a 
set of functions for saving the current 
value of the carry output of the CP 
array and for controlling the value of 
the carry input to the CP array. These 
two distinct flag control functions are 
called flag input functions and flag 
output functions. 
The flag logic is comprised of two 
flip-flops, designated the C-flag and the 
Z·flag, along with a simple latch, called 
the F·latch, that indicates the current 
state of the carry output line of the 
CP array. The flag logic is used in con· 
junction with the carry and shift logic 
of the CP array to implement a variety 
of shift/rotate and arithmetic functions. 
ISE ERA MAR--- MA4 r-----r-t· -Tittt-- _lli--, 
I OUTPUT J jOuTPUT I I r+. BUFFER ~ER ·~ 
AC6 f ~ • 1 £N ACS 
MA3--MAO 
AC4~1~---------------. AC3~_l~--------------. 
AC£~~------------, 
AC1-~---
AODRESS REGISTER I 
LD I ! H •• l it.!' I 
CLK _j 1+---~~~ l NEXT ADDRESS LOGIC _ 1"1 
I . c.zfl~GS r O~TPUT J . I t Y L. 1..--~ ...... ~:-:---;-~...,~::~ 
! ,-f+ 1 BUFFER -~ LATCH· I 
I 1 "f"~ATCH 1 'U· _j 4+ ----+-- ----,~ -- +-- • 'r->~-- --:--j~~sra---
Fr,o FC1 F1 FO FC2 FC3 PX7-----PX4 
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FUNCTIONAL DESCRIPT;QN 
ADDRESS CONTROL FUNCTIONS 
The address control functions of the 
MCU are selected by the seven input 
lines designated AC0-AC6. On the 
rising edge of the clock, the 9-bit micro· 
program address generated by the next 
address lagic is loaded into the micro-
program address register. The next 
microprogram address is deli11ered to the 
microprogram memory \lia the nine 
output lines designated MAo-MAa. The 
microprogram addres~ outputs are or· 
ganized intc.. row and column addresses 
as: 
MAa MA7 MAs MA5 M~ 
row address 
MA3 MA2 MA1 MAo 
column address 
Each address control function is speci-
fied by a unique encoding of the data on 
the function input lines. From three to 
five btts of the data specify the par· 
ticulat function while the remaining bits 
are used to select part of either the row 
or column address desired. Function 
cooe formats arf' given in Appendix A, 
"Address Control Function Summary." 
The following is a detailed description 
of each of the eleven address control 
functions. The symbols shown below 
are used throughout the description to 
specify row and column addresses. 
Symbol 
COin 
Meaning 
5-bit next row address 
where n is the decimal row 
address. 
4-bit next column address 
where n is the decimal 
column address. 
UNCONDITIONAL ADDRESS CON-
TROL (JUMP) FUNCTIONS 
The jump functions use the current 
microprogram address (i.e., the contents 
of the microprogram address register 
prior to the rising edge of the clock) and 
several bits from the address control in-
puts to generate the next microprogram 
address. 
Mnemonic 
JCC 
Function Description 
Jump in current column. 
ACo-AC4 are used to 
Sf:lect 1 of 32 row ad· 
dresses in the current 
column, specified by 
MAo-MA3, as the next 
address 
JZR Jump to zero row. 
ACo-AC3 are used to 
select 1 of 16 column 
addresses in row0 , as the 
next addrells. 
JCR Jump in current r~w. 
ACo-AC3 are used to 
sele'::t 1 of 1 f addresst:s 
in the current row, speci-
fied by M~-MA8 , as 
the next address. 
JCE Jump in current column/ 
row group and enable 
PR-Iatch outputs. AC0-
AC2 are used to setect 1 
of 8 row addresses in the 
current row group, speci-
fied by MA7-MA8 , as 
the next row address. The 
current column is speci· 
fied by "MAo-MJ!.3. The 
PR-Iatch outputs are 
asynchronously enabled. 
FLAG CONDITIONAL ADDRESS 
CONTROL (JUMP/TEST) 
FUNCTIONS 
The jump/test flag functions use the 
current microprogram address, the con-
tents of the selected flag or latch, and 
several bits from the address control 
funl'tion to generate the next micro· 
program address. 
Mnemonic 
JFL 
JCF 
Function Description 
Jump/test F-Latch. 
ACo-AC3 are used to 
select 1 of 16 row ad· 
dresses in the current 
row group, specified by 
MAa. as the next row 
address. If the current 
column group, specified 
by MA3, is colo-col7, 
the F-latch is used to 
select col2 or col3 as the 
next column address. If 
MA3 specifies column 
group cola-col15• the 
F-latch is used to select 
col1o or col11 as the 
next column ilddrcss. 
Jump/test C-flag. 
ACo-AC2 are used to 
select 1 of 8 row ad· 
dresses in the current 
row group, specified by 
MA7 and MAa. as the 
next row address. If the 
current c~lumn group 
specified by MA3 is 
colo-col7, the C-flag is 
used to select col2 or 
col3 as the next column 
address. If MA3 specifies 
column group cola-col15, 
the C-flag is used to select 
col1o or col11 as the next 
coltJmn address. 
JZF Jump/test Z-flag. Identical 
to the JCF function de-
teribed abo•1e, e>~.cept 
that the Z·flag, rather 
than the C-flag, is used to 
select. the ne,.t column 
address. 
PX-BUS AND PR-LATCH CONDI· 
TIONAL ADDRESS CONTROL 
(JUMP/TEST) FUNCTIONS 
The PX-bus jump/test function uses the 
data on the primary instruction bus 
(PX4-PX7), the current mircoprogram 
address, and several selection bits from 
the address control function to generate 
t~e next microprogram address. The 
PR-Iatch jump/-test function!> usc the 
data held in the PR-Iatch, the current 
microprogram addres~. and several st~lec­
tion bits from the addr~ss control 
function to generate the next micro· 
program address. 
Mnemonic 
JPR 
Mnemonic 
JLL 
Function Description 
Jump/test PR-Iatch. 
ACo-AC2 are used to 
select 1 of 8 row ad· 
dresses in the current 
roYt group, specified by 
MA7 and MAs, as the 
next row address. The 
four PR-Iatch bits are 
used to select 1 of 16 
possible column ad· 
dresses as the next 
column address. 
Function. Description 
Jump/test leftmost PR· 
latch bits. ACo-AC2 are 
used to select 1 of 8 row 
addres~es in the current 
row group, specified by 
MA7 and MA8, a~ the 
next row address. PR2 
and PR3 are used to 
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FUNCTIONAL DESCRIPTtON ( con't) 
- - -
JRL 
JPX 
s2lect 1 of 4 po~sible 
column a~dresses in col4 
through col7 as the next 
column address. 
Jump/test rightmost PR-
latch bits. ACo and AC1 
arc used to select 1 of 4 
high-order row addresses 
in the current row group, 
specified by MA7 and 
MAs, as the next row 
eddress. PRo and PR1 are 
used to select 1 of 4 pos-
sible column addresses in 
col12 through col15 as the 
next column address. 
Jump/test PX-bus and 
load PR-Iatch. ACo and 
AC1 are used to select 1 
of 4 row addresses in the 
current row g• oup, spt-ci-
fied by MAs-MAs as the 
next row address. PX4-
PX7 are used to select 1 
of 16 possible column 
addresses 3s the next 
column address. SXo-
SX3 data is locked in the 
PR-Iatch at the ri~ing 
edge of the clock. 
Fl.AG CONTROt FUNCTIOrJS 
The flag control functions of the MCU 
are selected bv the four input lines 
designated FCo-FC3. Function code 
formats are given in Appendix 8, "Flag 
Control Function Summary." 
The following is a detail£-d description 
of each of the eight flag control 
functions. 
FLAG U~PUT CONTROL FUNCTIONS 
The flag input control functions select 
which flag or flags will be set to the cur-
rent value of the flag input ( F I) line. 
Data on Fl is stored in the F-latch when 
the clock is low. The content of the F-
latch is loaded into the C and/or Z flag 
Otl the rising edge of the clock. 
Mnemonic 
scz 
STZ 
STC 
Function Description 
Set C-flag and Z·flag to 
Fl. The C-flag and the Z-
flag are both set to the 
value of Fl. 
Set Z·flag to F I. The Z-
flag is set to the value of 
Fl. The C·flag is 
unaff2cted. 
Set C·flag to F I. The C-
flag is set to the value of 
Fl. The Z flag is 
unaffected. 
HCZ Hold C-flag and Z-flag. 
The valuP.s in the C-flag 
and Z-flag are unaffected. 
FLAG OUTPUT CONTROL 
FUNCTIONS 
The flag output control functions 
select the value to which the flag out· 
put (FO) line will be forced. 
Mnemonic 
FFO 
FFC 
FFZ 
FF1 
Function Description 
Force FO to ·o. FO is 
forced to the value of 
logical 0. 
Force FO to C. FO is 
forced to the value of 
the C-flag. 
Force FO to Z. FO is 
forced to the value of 
the Z-flag. 
F.orce FO to 1. FO is 
forced to the value of 
logical 1. 
LOAD AND INTERRUPT 
STROBE FUNCTIONS 
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The load function of the MCU 1s con-
trolled by the input liile designated LD. 
If the LD line is active HtGH at the 
rising edge of the clock, the data on 
the primary and secondary instruction 
busses, P-"4-PX7 and SXo-SX3, is 
loaded into the microprogram addres:. 
register. PX4 -PX 7 are loaded intu 
MAo-MAJ and SXo-SX3 are loaded 
into M~-MA7. The high-order bit of 
the microprogram address register M/\a 
is set to a logical 0. The bits from the 
primary instruction bus select 1 of 16 
possible column addresses Likewise, 
the bits from the secondary instruction 
bus sele.:t 1 of the first 16 row cddrrsses. 
The interrupt strobe enable of the MCU 
is available on the output line designated 
ISE. The line is placed in the active high 
state whenever a JZR to col1s is selected 
as the address control function. Cus-
tomarily, the start of a macroinstruction 
fetch se~uence is situated ar rowo and 
col1s so that the INTE:L 3214 Priority 
Interrupt Control Unit may be enabled 
at the beginning of the fetch/execute 
cycle. The priority interrupt control 
unit may respond to the interrupt by 
pulling the enable row address (ERA) 
input line down to override the selected 
next row address from the MCU. Then 
by gating an alternative next row address 
on to the row address lines of the micro-
program memory, the microprogram 
may be forced to enter an interrupt 
handling routine. The alternative row 
address placed on the microprugram 
memory address lines does not alter 
the contents of the microprogram 
address register. Therefore, subsequent 
jump functions will utilize the row 
address in the register, and not the 
alternative row address, to determine 
the next microprogram address. 
Note, the load function always ~verrides 
the address control function on ACo-
ACs. It does not, however, override the 
latch enable or load sub-functions of the 
JCE or JPX instruction, respectively. In 
addition, it does not inhibit the interrupt 
strobe enable or any of the flag control 
functions. 
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D.C. AND OPERATING CHARACTERISTICS 
ABSOLUTE MAXIMUM RATINGS" 
Temperature Under Bia~ . . • . • • . • . • • • • • • • • • • • • . • . • • • • • • • • • • • • • • • • • • . • . . . • • . . • • • • . . • . • • Q°C to 70°C 
Storage Ten1perattJre . . • •• . •.• . •.••.• •. •• . •••.••••• • •••••••.•.•••••..••..••••••• -i)5°C to +160°C 
All Out~t and Supply Voltage~ • • • . . • • . . . • . • . • • • • • • • • • • • • • • • • • • • • ••...•.•••.•..•••.•. -o.sv to +7V 
All Input Voltages •. ..• . ••.•• • ..•• - •••••.••••••••••• • ••••.••.••... . • .•••.•..••.. -1.0V to +5.5V 
Output Currents . . • . . . . . • . . • . • . • . . • • • • • . • • • • . • • • • • • • • • • . . . . • . . . . . . . . . . . . . . . • • . . . . . . . . 100 mA 
•cOMMENT: StressaJ aoove those listed under .. Absolute Maximum Ratings .. may cwse permanent damage to the device. This is a stren rating only 
and functional operation of the device at these or anv other conditions above those indicated in the o~rational sections ot this specificatian is not 
imp!ied. Exposure to absolute maximum ratings for extended periods may affect device reliability. 
TA.,. 0°C to 70°C 
SYMBOL PARAMETER TVPC1l . UNIT CONDITIONS 
Vc Input Clamp Voltage (All v Vee= 4.75V, lc = -5 mA 
Input Ptns) 
IF Input Load Current : 
CLK Input -().15 mA Vee= 5.25V, VF = 0.45V 
EN Input -o.1 mA 
All Other Inputs -0.05 rnA 
lA Input Leakage Current: 
CLK p.A Vee = 5.25V, VA = 5.25V 
EN Input p.A 
All Other Inputs IIA 
VTH Input Threshold Voltage (All v Vee= s.ov 
Input Pins} ~ 
Icc Power Supply Current 180 rnA Vee = 5.25V '
2
' 
VoL Output Low Voltage 0.40 v Vee= 4.75V, lot= 15 mA 
(All Output Pins} 
VoH Output High Voltage 3.0 v Vee= 4.75V, loH = -1 mA 
(MA0 - MAs. ISE, FO) 
los Output Short Circuit Current 25 rnA Vee= s.ov 
(MA0-MAs, ISE, FO) 
lo(off) Off-State Output Current: 
PA0- PR 2 , MA0-MA2 FO p.A Vee= 5.25V, Vo = 0.45V 
MA()- MA8, FO p.A Vee= 5.2f>V, V0 = 5.2bV 
NOTES: 
(1) Typi~l values are for T A • 25° C and nominal supply voltage. 
(2) EN input grounded all other inputs and outpuu open. 
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A.C. CHARACTERISTICS AND WAVEFORMS 
SYMBOL PARAMETER TYP(U UNIT 
tcv Cycle Time 7012, 
twp Clock Pulse Width 25 
Control and Data Input Set-Up Times: 
tsF LD, AC0-ACs 5 
tsK FC0 ,FC1 0 
tsx SX0 -SX3, PX4 -PX7 .. 30 
ts1 Fl 10 
Control and Data Input Hold Times: 
lHF LD, AC0 -AC6 0 
.fHK FC0 , FC1 0 
tHx SX0 -SX3 , PX4 -PX7 20 
tHI Fl 15 
teo Prcpagation Delay from Clock Input (CLK) to Outputs 30 
(MA0 -MAg, FO) 
tKo Propagation Delay from Control Inputs FC2 and FC3 20 
to Flag Out (FO) 
tFo Propagation Delay from ...;ontrol Inputs ACo-ACs to 30 
Latch Outputs (PRo-PR2) 
teo Propagation Delay from Enable Inputs EN and ERA to 25 
Outputs (MA0 -MAg, FO, PRo-PR2) 
lfl Propagation Delay frorn Control :np1.1ts ACo-ACs to . 30 
Interrupt Strobe Enable Output (ISE). 
c,N Input Capacitance 
Cour Output Capacitance 
NOTE : 
(1) Typical vnlues are for T A • 25° C and nominal supply voltage. 
(2) Measured with ~im"lated !>"delay microprogram memory. Minimum obtainable tcy is 70 + tACC nanoseconds v.nere tACC i:; the micro-
program rremory acc.css t1me. 
TE:ST CONDITIONS: 
Input pulse amr'llitude of 2.5 volts. 
Input rise and fall times of 5 ns between 1 volt and 2 volts. 
Outpllt loading of 15 mA and 50 pF. 
Speed measurement~ are taken at the 1.5 volt level. 
TEST LOAD CIRCUIT: 
Ve~: 
soon 
OUT~ 
63pF _l 60011 
- I 
-i 
ns 
ns 
ns 
ni 
ns 
ns 
ns 
ns 
ns 
ns 
ns 
ns 
ns 
m 
ns 
pF 
pF 
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"3001 WAVEF:_O:_:R~M--S ___ _ 
CLK 
CLOCK INPUT 
EN, ERA 
Er'.IABLE INPUTS 
MAo-M~t MEMORY ~~~~~SS OUTPUTS 
:g~-:~S ~~NTROL 
INPUTS 
PRo·PRA2TCH OUTPUTS 
.. PR' l 
FC0-FC3 
FLAG CONTROL 
INPUTS 
Fl 
FLAG INPUT 
FO 
FLAG OUTPUT 
ISE E!E 
INTERRUPT STRO 
ENABLE OUTPUT 
SXo-PX7 
INSTRUCTION 
BUS INPUTS 
45 
-. 
46 
APPENDIX A ADDRESS CONTROL FUNCTtON _SUMMARY 
--- .. ---
FUNCTION NEXT ROW NEXT COL MNEMONIC DESCRIPTION 
ACe 5 4 3 2 1 0 MA8 . 7 6 5 4 MA3 2 0 
JCC Jump in current column 0 0 d4 d3 d2 d, do d4 d3 d2 d1 do m3 m2 m, mo 
JZR Jump to zero row 0 1 0 d3 d2 d1 do 0 0 0 0 0 d3 d2 d, do 
JCR Jump in current row 0 d3 d2 d, do ma m7 ms ms m4 d3 d2 d1 do 
JCE Jump in column/enable 0 d2 d, do rna m7 d2 d1 do m3 m2 m, mo 
JFL Jump/test F·latch 0 0 d3 d2 d, do ma d3 d2 d, do m3 0 
JCF Jump/test C·flag 0 0 d2 d, do rna m7 d2 d1 do ml 0 c 
JZF Jump/test Z·flag 0 d2 d, do rna m7 d2 d1 do m3 0 z 
JPR Jump/test PH-latches 0 0 d2 d, do rna m7 d2 d, do P3 P2 P1 Po 
JLL Jurnp/test left PR bits 0 d2 d, do rna m7 d2 d, do 0 P3 P2 
JRL Jump/test right PR bits 1 d, ~ rna m7 d1 do P1 Po 
JPX Jump/test PX·bus 0 d, do ma m7 ms d, do X7 xa xs X4 
SYMBOL MEANING 
dn Data on address control line n 
mn Data m microprogram adOI'ess register bit n 
Pn Data in PR-Iatch bit n 
Xn Data on PX·bus lme n (active LOW) 
i, C,l Contents of F-latch, C·flag, or Z·flag, respectively 
APPENDIX B FLAG CO,..fl'ROL FUNCTION SUMMARY 
TV PC: MNEMONIC DESCRIPTIOtJ Fc1 0 
scz Set C-flag and Z-flag to f 0 0 
Flag STZ Set Z-flag to f 0 1 
Input STC Set C·flag to f 0 
HCZ Hold C·flag and Z·flag 
TYPE MNEMONIC DESCRIPTION FC3 2 
FFO Force FO to 0 0 0 
Flag FFC Force FO to C-flag 0 1 
Output FFZ Force FO to Z-flag 0 
FF1 Force FO to 1 
LOAD NEXT ROW NEXT COL FUNCTION 
LD MA8 7 6 5 4 MA3 2 1 0 
0 see Appendix A see Appendix A 
r 0 X3 X2 x, X() X7 xs X5 lC4 
SYMBOL MEANING 
. 
Contents of thf. F-latch 
Data on PX- or SX·bus line n (active LOW) 
A~PENDD< C JUMP SET DIAGRAMS 
The following ten diagrams illustrate 
the jump set for each of the eleven 
jump and jump/t!st functions of the 
MCU. loc:Jtion 341, indicated by the 
black square, represents one current 
row (row21) and current column (cols) 
address. 1"he blue boxes indicate the 
microprogram lor,ations that may be 
selected by the particular function as 
the next address. 
JCR 
Jump in Cu"ent Row 
JLL 
~'ump/Test Left Latch 
-. 
JCC 
Jump in Current Column 
rowo ~ Bog88818888888800 ooao•oonuoooo~ 
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· t I t 
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column 
current 
row 
eroup 
Ms 
1 
JFL 
Jump/Tr.t F·Latch 
47 
JZR 
Jump to Zero Row 
JCF, JZF 
Jump/Test C-FI&G 
Jump/Test Z-Fiag 
I \ 
JrX 
Jump/Tnt PX-Bus 
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APPENDIX 2 
Intel 3002 
Central Processing Elerr1ent Data Sheet 
The INTEL Bipolar Microcomputer Set 
is a fam•lv of Schottky bipolar LSI cir-
cuits which simplify the construction of 
microprogrammed central processors 
and devict controllers. These processors 
and controllers are truly micropro-
grammed in the sense that their control 
logic is organ ized around a separate 
read·only memory called the micro· 
· program memory. Control signals for 
the various processing elements are 
generated by the microinstructions 
contained in the m•croprogram memory. 
In the implementation o f a typical 
central processor, as shown below, the 
rnicroprogrdm mterprcts a higher level 
of instructions called macroinstructions, 
similar to those found m a small com· 
puler. For dev1ce controllers, the 
microprograms dtrectly implement the 
requir-Ld control fl.lnctions. 
·--- ·--- - .. -- ---------
MICRO 
PHOORI'.t.ll 
MEMonv 
CON~t\OL TO 
Mt.MOHV atO 
Figure 1. Block Oicgram of • Typical System 
SCHOTTKY 
BIPOLAR LSI 
MICROCOMPUTER 
SET 
The INTEL 3002 Central Processing 
Element contain5 all of the circuits that 
represent a 2·bit wide slice through the 
data proces!>ing section of a digital com-
puter. To construct a complete central 
processor for a given word width N, it 
is simply necessary to connect an array 
of N/2 CPE's together. When wired 
together in such an array, a s~t of CPE's 
provide the following capabilities: 
2's complement arithmetic · 
Logical AND, OR, NOT and 
exclusive·O R 
Incrementing and decrementing 
Shifting left or right 
Bit testing and zero detection 
Carry look·ahead generation 
Muitiple data and address.busses 
MtMUA" 
"' n ~'''- •"- ""lS 
~ 
\ 
\NS1'RUC1'\0N BUS 
'"'' .. 1S\1'!1. tt•M'""'''~"" 
,~, 
\ 
- - -------- -----------Other members of the INTEL Bipol~r Microcomputer Set: 
300•1 Microprogram Control Unit 3214 Priority Interrupt Control Unit 
3003 Look·Aheild Carry Generator 3226 Inverting Bi-Directional Bus Driver 
3212 Multi·Mode Latt:h Buffer 3301 Schottky Bipolar ROM (256 x 4) 
«:>Intel Corporation, 1974 
3002 
CENTRAL 
PROCESSING 
ELEMENT 
49 
High Performance - 100 ns Cycle Time 
TTL and DTL Compatible 
N·Bit Word Expandable Multi-Bus 
Organization 
3 Input Data Busses 
2 Three·State Fully Buffered Output 
Data Busses 
11 General Purpose Registers 
Full Function Accumulator 
lndependtmt Memory Addres~ Regiue.r 
Cascade Outputs for Full Carry 
Look-Ahead 
Versatile Functional Capability 
8 Functicn Gro~ps 
OYer 40 Useful Functions 
Zero Detect <md Bit Test 
Single Clock 
28 Pin DIP 
-·--- -~ -- ---
\ 
t)"'' Jl.. ~\\0""- 'Olio.'""" ~~OWl. 
W.'CW.O~'( 'O'C.....,\C'C.-.;. 
3304A Schottky Bipolar ROM (512 x 8) 
3601 Schottky Bipolar PROM (256 x 4) 
3804 Schottky Bipolar PROM (512 x 8) 
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PACKAGE CONFIGURATION 
·Lr:[~ 27 F2 
Ko 2G F1 
Kl 25 F0 
X 24 FJ 
v 23 ED 
co INTEL 22 Mo 
RO 3002 M, 
o, 
\:I Do 
EA CLK 
A, F, 
Ao Fs 
GND Fs 
PACKAGE OUTLINE 
• 1.40 MAX. I 
.5Esd 
~rn:rr.roo _j 
· PIN DESCRIPTION 
PIN 
1, 2 
3,4 
5,6 
7 
8 
9 
10 
H 
1:?-13 
14 
15-17, 
24-27, 
18 
19-20 
21-22 
23 
28 
NOTE. 
SYMBOL 
lo-11 
X,Y 
co 
RO 
Ll 
Cl 
EA 
Ao-A1 
GND 
F0-F6 
· CLK 
Do-D1 
ED 
Vee 
NAME AND FUNCTION 
External Bus Inputs 
The external bus inputs provide a separate input port for external input 
devices. 
Mask Bus Inputs 
The mask bus inputs provide a separ-ate input port for the microprogram 
memory, to allow mask or constant entry. 
Standard Carry look·Ahead Cascade Outputs 
The cascade outputs allow high speed arithmetic operations to be 
performed whpn they are used in conjunction with the INTEL 3003 
Look·Ahead Carry Generator. 
Ripply Carry Output 
The ripple carrv output is only disabled during shift right operations. 
Shift Right Output 
The shift right output is only enabled during shift right operations. 
Shift Right Input 
Carry Input 
Memory Addrects Enable l,nput 
When in the LOW state, the mern01y address enable input enables the 
memory address outputs (Ao-A1 }. 
Memory Address Bus Outputs 
The memory address bus outputs are the buffered outputs of the 
memory address register (MAR). 
Ground 
Micro-Function Bus Inputs 
The micro-function bus inputs control ALU function and register 
selection . 
Clock Input 
Memory Data Bus Outputs 
The memory data bus outputs are the buffered outputs of the full 
function accumulator register (AC). 
Memory Data Bus Inputs 
The memory data bus inputs provide a separate input port for 
memory data. 
M~mory Data Enable Input 
When in the LOW state, the memory data enable input enables the 
memory data outputs (Do-D1) 
+5 Volt Supply 
1. Active ttl GH, unless otherwise specified. 
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TYPE(l) 
Active LOW 
Active LOW 
Active LOW 
Three·state 
Active LOW 
Three-state 
Active LOW 
Active LOW 
Active LOW 
Active LOW 
Three·state 
Active LOW 
Three-state 
Active LOW 
Active LOW 
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LOGICAL DESCRIPTION 
---------- --=-----------~--------------·------------~--~--- -- ·--
The CPE provides the arithmetic, logic 
and register functions of a 2-bit wide 
slice through a microprogrammed central 
processor Data from ex tern a I sources 
such as main memory, is brought into 
the CPE on one of the three separate in-
put busses. Data being sent out of the 
CPE to external devir.es is carried on 
either of the two output busses. Within 
the CPE, 1ata is stored in one of eleven 
scrc.tchpad register~ or in the accumula-
tor. Data from the input busses, the 
registers, or the accumulator is available 
to the arithmetic/ logic section (ALS) 
under th~ ..:ontrol of two internal multi· 
plexers. Additional inputs and outputs 
are included for carry propal)ati\ln, 
shifting, and micro-function select ion. 
The complete logical organization of the 
CPE is shown below. 
MICRO-FUNCTION BUS AND 
DECODER 
The seven micro-function bus input 
lines of thP. CPE, designated Fo-Fs, 
are decoded int '!rnally to select the 
ALS funct ion, generate the scratchpad 
adrtress, and control the A and 8 
multiplexers. 
M-BUS ArJO I-BUS INFUTS 
Tt-.e M-bus input§ dre drrcmg~d to bring 
data from an external maan memory 
into the CPE. Data on the M·bus is 
multiplexed internally for input to 
the ALS. 
The 1-bus inputs are arranged to bring 
data from an external 1/0 system into 
the CPE. Data on the 1-bus is also mul-
tiplexed internally, although indepen-
dently of the M-bus, for input to the 
ALS Seortrataon of the two busses per-
mtts a relatively lightly loaded memory 
bus P.ven tnough a large number of 1/0 
devicES are connected to the 1-bus. 
Alternatively, the 1-bus may be wired 
to perform !l multiple bit shift (e.g., a 
byte exchange) by connecting it to one 
of the output bussc.-s. In this case, 1/0 
device data is gated externally onto the 
M-bus. 
SCRATCHPAD 
The scratchpad contains eleven registers 
designated Ro through Rg and T. The 
output of the scratchpad is multiplexed 
internally for input to ALS. The ALS 
output is returned for mput into the 
scratch pad. 
ACCUMU LATOR AND 0-BUS 
An independent register r:!lled the 
accumulator (AC) is available for storing 
the result of an ALS operation. The 
output- of the accumulntor is multi 
plexed inte1 nally for input back to the 
ALS and is also available via a three-
state output buffer on the D-bus 
outputs. Conventional usaqe of the 
D·bu~ is for data being se~t to the 
external main memory or to external 
1/0 devices. 
A AND B MULTIPLEXERS 
The A and 8 multiplexers select the two 
inputs to the A LS specifieo on the 
micro-function bus. Inputs to the A-
multiplexer include the M-bus, the 
scratr.hpad, and the accumuiator. The 
B·multiplexer selects either the 1-bu:; 
the a'=cumulator, or the K·bus. The' 
selected a-multiplexer input is always 
logically AND~d with the data on the 
K-bus (see below) to provide a flexible 
masking and bit testing capability. 
ALS AND K-BUS 
The ALS is capable of a variety of 
arithmetic and logic operations, in-
cluding 2's complement addition, in-
crementing, and decrementing, plus 
logical AND, inclusive-OR, exclusive-
NOR, and logical complement. The 
result of an ALS operation may be 
stored in the accumulator or one of the 
scratchpad registers. Separate left input 
and right output lines, designated Ll 
and RO, are dvailable for use in right 
shift operations. Carry input and carry 
output lines, designated Cl and CO are 
provided for normal ripple carry propaga· 
lOOit AHEAD jx 
MAINMlMOkY 
AOORfSS 
CARRY OUTPUTS lv -+------1 
c.'RRY our co -o-------1 
UH ,.,. ll -9--------t 
cut-i 
tion. CO and RO data are brought out via 
two alternately enabled tri-state buffers. 
lr. addition, standard looi< ahead carry 
outputs, designated X and Y, are available 
for full carry look ahead across any word 
length. 
The ability of the K-bus to mask inputs 
to the ALS greatly increase~ the versa-
tility of the CPE. During non-arithmetic 
operations in which carry propagation 
has no meaning, the carry circuits are 
used to per.form a word-wise inclusive-
OR of the bits, masked by the K-bus, 
froru the register or bus selected by the 
function decoder. Thus, the CPE pro-
vides a flexible bit testing capability. 
The K-bus is also used during arithmetic 
operations to mask portions of the field 
being operated upon. An additional 
function of the K-bus is that of supply-
ing constants to the CPE from the 
microprogram. 
MEMORY ADDRESS REGISTER 
AND A-BUS 
A separate ALS output is also avail· 
able to the memory address regtster 
(MAR) and to the A·hus via a three· 
state output buffer. Conventional usage 
ot the MAR and A-bus ic; for sending ad· 
dresse~ to an ex tern a I main memory. 
The MAR and A-bus may also be used 
to select an external device when 
executmg 1/0 operations. 
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Flvure 2. 3002 Block Diagram 
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RJNCTfONAL DESCRIPTION 
During each micro-cycle, a micro-
function is applied to F·bus inputs of 
the CPE. The micro-function is decoded, 
the operands are selected by the multi· 
plexers, and the specified operation is 
performed by ALS. if a negative going 
clock edge is applied, the result of the 
ALS operation i~ either deposited in 
the accumulator or written into the 
selected scratchpad register. In addition, 
certain operations permit related ad· 
dress data to be deposited in the MAR. 
A new micro·f•Jnction should only be 
applied following the rising edge of the 
clock. 
By ext~rnally gating the dock input to 
CPE, referred to as conditional clocking, 
the clock pulse may be selectively 
omitted during a micro-cycle. Since the 
carry, shift, and look-ahead circuits are 
not clocked, their \lUtputs may be u~ed 
to perform a variety of non-destructive 
tests on data in the accumulator or in 
the scratch pad. No register con tents are 
modified by the operation due to the 
absence of the clock pulse. 
The micro-function to be pe1 formed is 
determined from the function group 
(F·Group) and register group (A-Group) 
selected by the detta on the F-bus. The 
F-Group itt specified by the upper three 
bits of data, F 4 -Fs. The A-Group is 
specified by the lower four bits of data, 
F0 -F3 • R·Group I. contains Ro through 
Rg, T, and AC and is denoted by the 
symbol Rn. R·Group II and A-Group Ill 
contain only T arod AC. F-Group and 
A-Group formats tlre summarized in 
Appendix A. 
Th~ following is a detailed explanation 
of each of the CPE micro-functions. 
A general functional description of each 
operation is given followed by two 
addstional descriptions wh1ch explain 
the result of the micro-function with 
both K-bus inputs at logical 0 or both at 
logical 1. In most cases the effect of 
placing the K-bus in the all-one or the 
all zero statE: is to either :;elect or de· 
select the accumulator in the operation, 
respectively. A rT"icro-funl. tion 
m.,ernonit; is included with each descrip· 
tio11 for reference purposes and to assist 
in the design of micro-assembly 
languages. The micro-functions arc sum· 
marized m Appendix B. The effective 
micro functions for the all-zero and the 
all-one K·bus states arr~ summarized in 
Appendix C and D, respectively. 
F-GROUP 0 R·GROUP I 
Logically AND the contents of AC with 
the data on the K·bus. Add the result to 
the contents of R0 and the value of the 
carry input (CI). Deposit the sum in AC 
and R0 • 
I LA K·B.US = 00 
Conditionally increment R0 and load 
the result in AC. Used to load AC from 
R0 or to increment Rn and load a copy 
of the result in AC. 
ALR K·BUS= 11 
Add AC and Cl to Rn and load there· 
suit in AC. Used to add AC to a register. 
If Rn is AC, then AC is shifted left one 
bit position. 
F·GROUP 0 A-GROUP II 
Logically AND the contents of AC with 
the data on the K·bus. Add the result to 
Cl and the data on the M-bus. Deposit 
the sum in AC or}. as specified. 
ACM K·BUS = 00 
Add Cl to the data on theM-bus. load 
the result in AC or T, as !:pecified. Used 
to ioad memory data in th.e spec;fied 
register, or to load incremented mem· 
ory data in the specified register. 
AMA K·BUS = 11 
Add the data on the M·bus to AC and 
Cl, and load the result in AC or T, as 
specified. Used to add mPmory data 
or incremented memory data to AC 
and store the sum in the specified 
register. 
F·GROUP 0 R·GROUP Ill 
(General description omitted, see Ap· 
pendix B.) 
SRA K·BUS = 00 
Shift the contents of AC or T. as speci· 
tied, right one bit position. Place the 
previous low order bit value on RO and 
fill the high order bit from the data on 
Ll. Used to shift or rotate AC or T 
right one bit.· 
(K-bus = 1·1 description omitted, see 
Appendix B.) 
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f·GROUP 1 A-GROUP I 
Logically OR the contents of An with 
the data on the K~bus. Deposit the re· 
suit in MAR. Add the data on the K·bus 
to contents of Rn and Cl . Deposit the 
result in Rn. 
LMI K·BUS = 00 
Load MAR from R0 • Conditionally 
increment Rn . Used to maintain a 
macro-instruction program counter. 
DSM K-BUS = 11 
Set MAR to all one's. Conditionally 
decrement Rn by one. Used to force 
MAR to its highest address and to 
decrement R n. 
F-GROUP 1 R·GROUP II 
Logically OR the data on theM-bus with 
the data on the K-bus. Deposit the re· 
suit in MAR. Add the data on the K·bus 
to the data on the M-tJus and Cl. De· 
posit the sum in AC or T, as specified. 
LMM K·BUS = 00 
load MAR from the M·bu~. Add Cl to 
the data on the M-bus. Deposit the re· 
suit in AC or T. Used to load the 
address register with memory data for 
macro-instructions using indirect 
addressing. 
LDM K·BUS = 11 
Set MAR tc all ones. Subtract on~ 
from the data on the M·bus. Add Cl 
to the difference and deposit the result 
in AC or T, as specified. Used to load 
decremented memory data in AC o; T. 
F·GROUP i R·GROUP Ill 
Logically OR the data on the K·bus with 
the complement of the contents of AC 
or T, as specified. Add the result to the 
logical AND of the contents of specified 
register with the data on the K·bus. Add 
the sum to Ct. Deposit the result in the 
specified register. 
CIA K·BUS = 00 
Add Clto the complement of the con· 
tents of AC or T, as specified. Deposit 
the result in the specified register. l.Jsed 
to form the 1 's or 2's complement of 
AC or T. 
DCA K·BUS = 11 
Subtract one from the contents of AC· 
or T, as specified. Add Cl to the dif· 
terence and deposit the sum in the 
specified register. Used to decrement 
AC or T. 
FUNCTIONAL DESCRIPTION (con't) 
F-GROUP 2 A-GROUP I 
l ogically AND the data on the K·bus 
with the content! of AC. Subtract one 
from the result and aljd the difference 
to Cl. Deposit the sum in An. 
CSR K·BUS = 00 
Subtract ol"e from Cl and deposit the 
difference in Rn. Used to conditionally 
clear or set Rn to ail o·s or 1's, 
respect ively. 
SDA K·BUS = 11 
Subtract cme frorn AC and add the 
di fference to Cl. Deposit the sum in 
Rn. Used to store AC in Rn or to store 
the decremented value of AC in R0 • 
F-GROUP 2 R·GROUP II 
Logically AND the data on the K·bus 
with the contents of AC. Subtract one 
from the result and add the drfferer.ce 
to Cl. Deposit thf: sum in AC or T, 
as specified. 
CSA K-BUS = 00 
Subtract Or'e from Cl and deposit the 
difference in AC or T, as specified. Used 
to condition:JIIy clear or set AC or T. 
SOA K·BUS = 11 
Subtract one from AC and add the 
difference to Cl. Deposit the sum in 
AC O• T, as specified Used to store 
AC in T, or decrement AC, or store 
the decremented value of AC in T. 
F-GROUP 2 A-GROUP Ill 
logically AND the data of the K-bus 
with the data on the l·bus. Subtract one 
from the result and add the difference 
to Cl. Deposit the sum in AC or T, as 
specified 
(K-bus = 00 description omitted, sec 
CSA above.) 
LDI K-BUS = 11 
Subtract one from tt.e data on the l·bus 
and add the dit!erence to Cl. Deposit 
the sum in AC or T, as specified. 
Used to to11d input bus data or deere· 
mented im1ut bus data in the specified 
rPgiste~ 
F-GROUP 3 A-GROUP I 
Logic;:tlly AND the r.onteots of AC with 
the data on the K-bus. Add the con-
tents of Rn and C; to the result. Deposit 
the sum in Rn. 
INR K-BUS = 00 
Add Ci to thll contents of Rn and 
deposi t the s.Jm in Rn. Used to in· 
crement Rn. 
ADR K-BUS = 11 
Add the contents of AC to R n. Add the 
result to Cl and deposit the sum in R". 
Used to add the accumulator to a register 
or to add the incremented value of the 
accumulator to a register. 
F·GROUP 3 R·GROUP II 
(All descriptions omitted, identical to 
F-Group 0/R-Group II described above.) 
F·GAOUP 3 R·GROUP Ill 
Logically AND the data on the K·bus 
with the data on the 1-bus. Add Cl 
and the contents of AC or T, as speci-
fied, to the result. Deposit the sum in 
the specified register. 
INA K·BUS = 00 
Conditionally increment the contents of 
AC or T, as specified. Used to incre-
ment AC or T. 
AlA K-BUS = 11 
Add the data on the 1-bus to the con· 
tents of AC or T, as specified. Add Cl 
to the result and deposit the sum in the 
specified register. Used to add input 
data or incremented input d~ta to the 
specified register. 
F-G ROUP4 R·GROUP t 
Logically AND the data on the K-bus 
with the contents of AC. Logically 
AND the result with the contents of 
Rn. Depcsit the final result m Rn. 
Logically OR the value of Cl with the 
word-wise OR of the bits of the final 
result. Place the value of the carry OR 
on the carry output (CO) l!ne. 
CLR K-BUS = 00 
Clear An to all O's. Force CO to Cl. 
Used to cl~ar a register and force CO 
to Cl. 
ANP. K-BIJS = 11 
Logically AND AC with Rn. Deposit the 
result in Rn. Force CO to one if the 
rf:sult is non-zero. Used to AND thf: 
accumulator with a register and te~t for 
a zero result. 
.. -
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F-GROUP 4 A-GROUP I I 
Logically AN D the data on the K·bus 
with the contents of AC. Logically 
AND the result with the data on the 
M-bus. Deposit the final result in AC 
or T, as specified. Logically OR the 
value of Cl with the word-wise OR of 
the bits of the fi!'lal result. Place the 
value of the carry. OR on CO. 
CLA K-BUS = 00 
Clear AC or T, as specified, to all O's. 
Force CO to Cl. Used to clear the 
specified register and force CO to Cl. 
ANM K·BUS = 11 
Logically AN D the data on the M·bus 
with the contents of AC. Deposit the 
result in AC or T, as specified. Force 
CO to one if the result is non-zero. Used 
to AND M-bus data to the accumulator 
and test for a zero result. 
F-GROUP 4 A-GROUP Ill 
Logically Ar"D the data on 1-bus with 
the data on the K·bus. Logically AND 
the result with the contents of AC or T, 
a:i specified. Deposit the tinal result in 
the specif1ed register. Logically OR Cl 
with the wcrd·wise OR of the bits of 
the final result. Place the value of the 
carry OR on CO. 
(K-bus = 00 description omitted, see 
CLA above.) 
ANI K·BUS = 11 
Logically AN 0 the data em the 1-bus 
with the contents of AC or T, as speci-
fied. Deposit the rest.:lt in the specified 
register. Force CO to one if the result 
is non-zero. Used to AND the l·bus to 
the accumulator and test for a zero 
result. 
F·GROUP 5 A-GROUP I 
Logically AND the data on the K·bus 
with the contents of Rn. Deposit the 
result in Rn. Logically OR Cl with the 
word·wi~e OR of the result. Place the 
value of the carry OR on CO. 
(K-bus = 00 description omitted, see 
CLR above.) 
1'ZR K-BUS = 11 
Force CO to one if An is non-zero. Used 
to test a register for zero. Also used to 
AN D K-bus data with a rt:gister (see 
general description) for masking and, 
option31ly, testing for a zero result. 
FUNCTIONAL DESCRIPTION (con't) 
F·GROUP 5 A-GROUP II 
Logicall·i AND the data on the K·bus 
with the data on theM-bus. Deposit the 
result in AC or T, as specified. Logically 
OR Cl with the word-wise OR of the 
result. Place the value of the carry OR 
on CO. 
(K-bus = 00 description omitted, see 
CLA above.) 
LTM K-BUS = 11 
Load AC or T. as specified, with data 
from the M-bus. Force CO to one if the 
result is non-zero. Used to load the 
specified register from memory and test 
for a zero result. Also used to AND 
K-bus data with M·bus data (see general 
de4icription) for masking and, opt!onally, 
testing for a zero result. 
F-GROUP 5 A-GROUP Ill 
Logically AND the data on K-bus with 
contents of AC or T, as specified. De-
posit the result in the specified register. 
Logically 0 R Cl with the word w•se OR 
of the result. 1-'lace the value of th~ 
carry OR on CO. 
(K-bus = 00 description omitted, see 
CLA aJx>ve.} 
TZA K·BUS = 11 
i=orce CO to one if AC or T, as specified, . 
is non-zero. Used to test the specified 
register for zero. Also used to AND 
K·bus data to thr specified register (see 
general description) for masking and, 
optionally, testing for a zero result. 
F-GROUP 6 A-GROUP I 
Logically OR Cl with the word-wise 
OR of the logical AND of AC and the 
data on the K-bus. Place the result of 
the carry OR on CO. Logically OR the 
contents of An with the logical AND 
of AC and the data on the K-bus. 
Deposit the result in An. 
NOP K·BUS = 00 
Force CO to Cl. Used as a null opera· 
tion or to force CO to Cl. 
ORR K·BUS = 11 
Force CO to one if AC is non-zero. 
Logically OR the contents of the ac-
cumulator to the contents of An. De-
posit the re!.ult in Rn . Used to OR the 
accumulator to a register and, 
optionally, test th~ previous accumula-
tor value for zero. 
F-GROUP 6 A·G R.OUP II 
Logically OR Cl with the word-wise 
OR of the logical AND of AC and the 
data on the K-bus. Place the value of 
the carry 0 R on CO. Logically 0 R the 
data on the M-bus, with the logical 
AND of AC and the data on the K-bus. 
Deposit the final re~ult in AC or T, 
as specified. 
LM F K·BUS = 00 
Load AC or T, as specified, from the 
M-bus. Force CO to Cl. Used to load 
the specified register with m~mory data 
and force CO to Cl. 
ORM K·BUS = 11 
Force CO to one if AC is non-zero. 
Logically OR the data on the M·bus with 
the contents of AC. Deposit the result 
in AC or T, as specified. Used to OR 
memory data with the accumulator and, 
optionally, test the previous value of 
the acc~mulator for zero. 
F-GROUP 6 A-GROUP Ill 
logically OR Cl with the word-wise OR 
of the logical AND of the data on the 
1-bus and the data on the K-bus. Place 
the v~lue of the carry OR on CO. Logi-
cally AND the data on the K-bus with 
the data on the 1-bus. Logically OR the 
result with the contents of AC or T, 
as specified. Deposit the final result 
in the specified register. 
(K-bus = 00 description omitted, see 
NOP above.) 
ORI K·BUS = 11 
Force CO to one if the data on the 
1-bus is non-zero. Logically OR the 
data on the 1-bus to the contents of 
AC or T, as specified. Deposit the 
result in the specified register. Used to 
OR l·bus data with the specified 
register and, optionally, test the 1-bus 
data for zero. 
F-GROUP 7 A-GROUP l 
Logically OR Cl with the word-wise OR 
of the logical AND of the contents of 
Rn and .4C and the data on the K·bus. 
Place the ~altte of the carry 0 R on CO. 
Logically AND the data on the K-bus 
with the contents of AC. Exclusive· 
NOR the result with the contents of 
Rn. Deposit the final result in Rn. 
CMR K·BUS = 00 
Complement the contents of Rn· Force 
CO tc Cl. 
-. 
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XNR K·BUS = 11 
Force CO to one if the logical AN D of 
AC and Rn is non-zero. Exclusive-NOR 
the contents of AC with the contents of 
Rn. Deposit the r!sult in Rn. Used to 
exclusive-NOR the accumulator with 
a register. 
F-GROUP7 A-G ROUP II 
Logically OR Cl with the word-wise 
OR of the logical AND of the contents 
of AC and the data on the K-bus and 
M-bus. Place the value of the carry OR 
on CO. Logically AND the data on the 
K-bus with the contents of AC. Exclu-
sive-NOR the result with the data on 
the M-bus. Deposit the final result in 
AC or T, as specified. 
LCM K-BUS-= 00 
Load the complement of the data on 
theM-bus into AC or T, as specified. 
Force CO to Cl. 
XNM K·BUS = 11 
Force CO tc one if the logical AND of 
AC and the M·bus data is non-zero. 
Exclusive-NOR the contents of AC with 
the data on theM-bus Deposit the 
result in AC or T, as specified. Used to 
exclusive-NOR memory data with 
the accumulator. 
F·GROUP 7 A-GROUP Ill 
Logically OR Cl with the word-wise 
OR of the logical AI\JD of the contents 
of the specified register and the data on 
the 1-bus and K-bus. Place the value of 
the carry OR on CO. Logically AND 
the data on the K·bus with the data 
on the 1-bus. Exclusive-NOR the 
result with the contents of AC or T, as 
specified. Deposit the final result in 
the specified register. 
CMA K·BUS = 00 
Complement AC or T, as specified. Force 
CO to Cl. 
XNI K·BUS = 11 
Force CO to one if the logical AND of 
the specified register and the l·bus data 
is non-zero. Exclusive-NOR the contents 
of AC with the data on the 1-bus. De· 
posit the result in AC or T, as specified. 
Used to exclusive-NOR input data with 
the accumulator. 
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D.C. AND OPERATING CHARACTERISTICS · 
ABSOLUTE MAXIML!M RATINGS* 
Temperature Under Bias • . . . . . . . • . • • • • . • • • • • • • • • • • • • • • • • • • . • • • • • • • • • • • . • • • • • • • • • • • . . • 0°C to 70°C 
Storage Temperature •.• . •..•. . •.•••••.••.•••.•••••••••••••.••.•••.•••••••••••.•• -65°C to +160°C 
All Output and Supply Voltages .••. . •.... ~ • • . • • • . • • • • • • • • • • • • • • . . • • • . • • . . . . . • . • . . • . . • . -o.5V to +7V 
All Input Voltages ...•••... .. .•...••.••••••••.••••••.••.•••••.•••••••...•••.•••..• -1.0V to +5.5V 
.. 
Output Currents • . . . . . . . . . • . . • . • . . • • . • • . • • • . • • . •••••.• : . • • • • • • . . . • • • • • . . . . . • • • • . . . . . • 1 00 mA 
•coMMENT: Stresse:; above those lis:ed under .. Absolute Maximum Ratings" may cause permanent damage to the device. Thb: is a stress rating only 
and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not 
implied. Exposure to abs:olute maximum ratings for extended p~riods may effect device reliability. 
TA :.: OnC to +70°C 
LIMITS 
SYMBOL PARAMETER MIN TYP(1) MAX UNIT CONDITIONS 
Vc Input Clamp Voltage (All -o.a -1.0 v Vee ~ 4.75V, le = ·-5 mA 
Input Pins) 
IF Input Load Current: 
F0-F6 ,CLK,K0 ,K, , EA,ED -o.os -o.25 mA Vee = 5.25V, VF = 0.45V 
10 , 1, M0 , M, Li -o.8s -1.5 rnA 
Cl -7.3 -4.0 mA 
lA Input Leakage Current: 
F0-F6 , CLK,K0 ,K1,EA,ED 40 11A Vee = 5.25V, VR = 5.25V 
10, 1,, M0 , M1, u 60 11A 
Cl 180 11A 
VaL Input Low Voltage 0.8 v Vee= 5.0V 
V1H Input High Voltage 2.0 v 
Icc Power Supply Current 145 190 rnA Vee = 5.25V~2, 
VoL Olltput Low Voltage (All 0.3 0.45 v Vee= 4.75V, loL = 10 mA 
Output Pins) 
VoH Output High Voltage (All 2.4 3.0 v Vee= 4.75V, loH = -1 rnA 
Output Pins) 
los Short Circuit Output Current -1 5 -25 -60 rnA Vee= 5.0V 
(All Output Pins) 
lo(off) Off State Output Current -100 llA Vee = 5.25V, Vo = 0.45V 
Ao. A,, De and D1 Only 100 11A Vee = 5.25V, Vo :: 5.25V 
NOTES: 
(1) Typical \'alues are for T A .. 2~/' e and nt'rr.inal supply voltage 
(2) CLK input grounded, other inputs open. 
-. 
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A.C. CHARACTERISTICS AND \YAVEFORMS 
TA = 0°C to 70°C, Vee= 5V ±5% 
SYMBOL PARAMETER MIN TYP(1) MAX UNIT 
tcv Clock Cycle Time 100 70 ns 
twp Clock Pulse Width 33 20 ns 
tFs Function Input Set-Up Time (Fo through F6) 60 40 ns 
Data Set-Up Time: 
tos lo. 11• Mo. M1, K0 , K, 50 30 ns 
tss Ll, Cl 27 13 ns 
Data and Function Hold Time: 
fFH Fo through Fs 5 2 liS 
toH 10 , 11, M0 , M1, K0 , K1 5 4 ns 
tsH Ll, Cl 15 2 ns 
Propagation Delay to X, Y, RO from : 
txF Any Function Input 37 52 ns 
txo Any Data Input 29 42 ns 
txT Trailing Edge of CLK 40 60 ns 
txL Leading Edge of CLK 17 92 ns 
Propagation Delay to CO from: 
teL Leading Edge of CLK 20 105 ns 
tcr Trailing Edge of CLK 48 70 ns 
tcF Any Function Input 43 65 ns 
teo Any Data Input 30 55 m; 
tee Cl (Ripple Carry) 14 25 ns 
Propagation Delay to Ao. A1, D0 , D1 from: 
toL Leading Edge of CLK 32 50 ns 
toe Enable Input ED, EA 12 25 ns 
NOTE: 
(1) Typical values ~tre forT A .. 25"C and nominal supply voltage. 
TEST CONDITIONS: TEST LOAD CIRCUIT: 
Vee 
Input pulse amplitude : 2.5 V 
Input rise and fall times of 5 ns between 1 and 2 voltt. 
Output loading is 10 mA ar.d 30 pF. 
Speed measurements are made at 1.5 volt levels. ouT o---4>---4 
JOpF 1 KH 
CAPACITANCE(2t T A = 25°C 
SYMBOL PARAMETER MIN TYP MAX UNIT 
ciN Input Capacitance 5 10 pF 
CouT Output Capacitance 6 12 pF 
NOTE: 
(2t This parameter is periodical:y samp!ed anci is not 100% tested. Condition of measurement is f = 1 MHz, VeiAS .. 2.5V. Vee "" 5.0V and 
TA a 25°C. 
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3002 Y/AVEFORMS 
CLOCK INPUT 
CLK 
FUNCTION INPUTS 
Fo-Fo 
DATA INPUTS 
10, 11, K0, K 1, M0, M1 
CARRY AND SHIFT 
INPUTS Ll, Ct 
CARRY fND SHIFT 
OUTPUTS X, Y, RO 
---·---
~ ·~·-----------------~ 
\ _____ __,j------------- iE---ty,'P ,--------
---tos ----------41~- toH =J 
-~-+-----------------------~------~~~-;r~~-~==~---_-_-_-_::~ 
----+- ----
lli=tcT tcF ~o--------------~ 
co --------------------- -----1 '------
r--------------------
ENABLE INPUTS I . 
EA,EQ ____ --JF•oe~ ~ •oL *1 
- -- ,----------, -----
DATA OUTPUTS 
Ao:A1,o0.o1 --------------' ~--
TYPICAL AC AND DC CHARACTERISTICS 
Power Supply Current vs Temperature 
150 
1 
!Z 
"" t40 z 
a: 
B 
. ,. 
..1 
t 
i 
c 1JO i 
I 
.11 
120 
I 'Icc • s.ov 
~ 
0 
-~ 
25 50 
TEMPERATURE t•ct 
""' 
Output Current vs Output High Voltage 
0 
25·c---=-r7'7. 
-I 
-20 
-25 
0 
Vee • SOY 
2 
OUTPUT VOLTAGE 
3 
l 
4 
Cllrry in Set Up Time vs Vee and Temperature 
! 
~ 20 
:E 
t= 
.. 
::» 
~ 
lO 
I I ~~  2S•c 
1&1 
"' I 10•c 
J 10 
0 
4.75 5.0 
Vee IVOLTSt 
Propagation Delay Clock to 
75•c 
2S•c 
.,A" and .,0, Data Outputs vs Vee and Temperature 
40 
j 15 ~ 1o•c 
--
--
,. 
j 
lO 
"' 
25•c 
Q I 
z I 
0 
i= 25 
o( 
~· I ~ 20 
§ tS 
10 ~ 
c.:s 5.0 5.25 
Vee IVCII. TSI 
Output Current vs Output Low V!»ltage 
25 r-------,------~---------r-------~---~~ 
0 2 3 4 
OUTPUT VOLTAGE 
Clock Pulse Width vs Vee and Temperature 
JO 
1 
:; 20 
i 
"' ... i 
:Ill: 
-· 
-· r.•c 
--
-
10•c 
f.-· 
I 
~ac 
5 
I 
-- --------1 
·: ITI~, ___,_____, I 
435 ~0 5.25 
Vee IVOLTSI 
Propagation Delay Function Inputs !o 
Cascade Outputs vs V ec and lempcratura 
50 
j 
,. 
j 
"' 
70"C 
Q 40 
z 
0 ~ 2S•c 
t: 
<C 
0 o"c 
<C 
~ 
a: 
D. 30 I 
.. 
~ 
2a 
4.75 
.LLJ 
Vee I"OLTSI 
Propagation Delay Clock to 
"A" and "0" Data Output vs Load Capacitance 
50 
TA • 25°C 
..! Vee • 5.ov 
,. 
" ..1 
"' 
40 Q 
z 
0 ;: 
o( 
.., 
<C 
~ 30 A: 
.. 
I 
_, 
9 
20 
0 50 UIO 150 
LO.I\0 CAP,.CIT ANC~ lpf I 
5.25 
59 
60 
APPENDIX A AJNCTlON AND REGISTER GROUP FORMATS 
---- - ·- ·---------··- ... ---·-· 
FUNCTION 
GROUP F6 5 4 
0 0 0 0 
1 0 0 1 .. 
2 0 1 0 
3 0 ·1 1 
4 1 0 0 
5 1 0 1 
6 1 1 0 
7 1 1 1 
REGISTER 
GROUP REGISTER F3 2 1 0 
Ro 0 0 0 0 
R1 0 0 0 1 
R2 0 0 1 0 
R3 0 0 1 1 
R4 0 1 0 0 
As 0 1 . 0 1 
Rs 0 1 1 (l 
R7 0 1 1 1 
Ra 1 0 0 0 
Rg 1 0 0 1 
T 1 1 0 0 
AC 1 1 0 1 
T 1 0 0 
II AC 1 0 1 
T 1 0 
Ill AC 1 1 
APPENDIX B MICRO-FUNCTION SU~1MARY 
f·GROUP R·GROUP 
0 I! 
Ill 
II 
Ill 
2 II 
Ill 
3 II 
Ill 
4 II 
Ill 
5 II 
Ill 
6 li 
Ill 
7 II 
Ill 
NOTE: 
MICRO-FUNCTION 
Rn + (AC A K) + Cl :. Rn. AC 
M + (AC A K) + Cl _. AT 
ATL A (IL A Kd _. AO U V [(IH A KH) A ATHJ -.ATH 
[ATL A (IL A KL)] V [ATH V (IH A KH)]-. ATt 
K v Rn _.MAR Rn + K + Cl _. Rn 
K v M -.MAR M + K+ Cl _.AT 
(AT v K) +(AT A K) + Cl _.AT 
(AC A K) -1 + Cl -+ Rn 
} (AC A K) -1 + Cl _. AT (see Note 1) 
(I A K) -1 + Cl -.AT 
Rn + (AC A K) + Cl -+ An 
M + (AC A K) + Cl _.AT 
AT+ (I A K) + Cl-+ AT 
Cl v (An A AC A K)-+ .CO Rn A (AC " K) -+ Rn 
Cl v (M " AC " K) -+ CO M " (AC A K) -+ AT 
Cl V (AT A lA K)-+ CO A:r A (I A K)-+ AT 
Cl v (Rn 1\ K)-+ CO K A Rn-+ Rn 
Cl v (M 1\ K) -+CO KAM-+AT 
Cl v (AT 1\ K) -+ CO K AAT-+AT 
Cl v (AC " K) -+ CO Rn V (AC A K)- Rn 
Cl v (AC A K) _.CO M v (AC A K) -+ AT 
Cl v (I A I<) -+CO ATV(I/\K)-+AT 
Cl v(RnAAC AK)-+CO An i (AC A K) -+ Rn 
Cl v (M A AC t\ K) -+ CO M i (AC A K) -+ AT 
Cl V (AT A I A K)-+ CO AT i (I A K)-+ AT 
1. 2'1 complement arithmetic adds 111 ... 11 to perform subtraction of 000 ... 01. 
SYMBOL 
I, K, M 
Cl, Ll 
CO, RO 
Rn 
AC 
AT 
MAFt 
L, H 
+ 
MEANING 
Data on the I, K, and M busses, respP.ctively 
D3ta on the carry input and left input, respectively 
Data on the carry output and right output, respectively 
Contents of register n including T and AC (A-Group I) 
Contents of the accumulator 
Contents of AC or T, as specified 
Contents of the memory address register 
As subscripts, designate low and high order bit, respectively 
2's complement addition 
2's complement s•Jbtraction 
Logical AND 
Logical OR 
Exclusive-NOR 
Deposit into 
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APPENDIX C ALL-ZERO AND ALL-ONE K-BUS fJUCRO-FUNCTIONS 
K-BUS = 00 MICRO-FUNCTION 
Rn + Cl -+ Rn, AC 
M+CI -+AT 
ATL -+ RO ATH :+ ATL Ll-+ ATH 
Rn -+MAR 
M-+MAR 
Rn + Cl-+ Rn 
• 
M + Cl-+ AT 
AT+CI-+AT 
Cl- 1 -+ Rn l 
Cl- 1-+ AT 
(See CSA above j 
Rn + Cl-+ Rn 
(See ACM above) 
AT+ Cl-+ AT 
See Note 1 
Cl-+ CO 
CI-+CO 
0-+ Rn 
0-+AT 
(Sec CLA above) 
(~e CLR above) 
(See CLA above) 
(See C LA above) 
Cl-+ CO 
Cl-+ CO 
Rn-+ Rn 
M-+AT 
{See NOP abo,te) 
c:-+ co 
Cl-+ CO 
Cl-+ CO 
NOTE: 
Rn-+ Rn 
M-+AT 
AT-+ AT 
MNEMONIC 
ILR 
ACM 
· sRA 
LMI 
LMM 
CIA 
CSR 
CSA 
INR 
INA 
CLR 
CLA 
NOP 
LMF 
CMR 
LCM 
CMA 
K-BUS = 11 MICRO-FUNCTION 
AC + Rn + Cl -+ R0 , AC 
M + AC + Cl -+ A.T 
(See Appendix B) 
11-+ MAR 
11-+ MAR 
AT- 1 + Cl-+ AT 
Rn - 1 + Cl -+ Rn 
M -1 +CI-+AT 
AC - 1 + Cl -+ Rn ~ 
See Note 1 
AC- 1 + Cl-+ AT 
1-1 + Cl-+ AT 
AC + Rn + Cl -+ Rn 
(See AMA above) 
I+AT+CI-+AT 
Cl v (Rn " AC)-+ CO 
Cl v (M A AC) -+ CO 
Cl v (AT " I) -+ CO 
Cl v Rn-+ CO 
Cl v M-+ CO 
Cl v AT-+ CO 
Cl v AC-+ CO 
Cl v AC-+ CO 
Cl v 1-+ CO 
Cl v (An AC)-+ CO 
CIV(M AC)-+ CO 
CIV(AT I)-+ co 
RnA AC-+ Rn 
M A AC-+ AT 
AT A I-+AT 
Rn ·+ Rn 
M-+AT 
AT-+ AT 
An v AC-+ Rn 
M v AC-+AT 
IVAT-+AT 
Rn i AC-+ Rn 
Mi AC-+AT 
leAT-+AT 
1. 2's compleme,t aritt,metic adds 111 .•. 11 t? pi:rform subtraction of 000 ... 0~. 
MNEMONIC 
ALA 
AMA 
OSM 
LDM 
DCA 
SDR 
SDA 
LDI 
ADA 
AlA 
ANR 
ANM 
ANI 
TZR 
LTM 
TZA 
ORR 
ORM 
ORI 
XNR 
Y.NM 
XNt 
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APPENDIX 0 TYPICAL CONFiGURATioNS:. 
7 MEMORY ADDRESS BUS rr=========~======~lr-----=> . 
J- (2f4 LINES) 
r-t--------llp DATA BUS TO MEMOR't 
CLOCK-------------4~---4~--~------~--~--·-.-­
F4-Ft '----------. ,..---H---u----+---. ..-----41--1 !--4--.=l' 
CARRY FROM 
3001 
-----~ CO Cll+-------4 
3002 
-+-~----.4 Ll RO 1------·+f 
3002 
l I M K -----4~1~-4~--~ ~-~~~~~~--~ 
Fo-Fl '---+-~·---~ 1----41--H-------~~ ~I~-~ 
CARRYTOW01+--~------~~~~-----------~~~-----T 
M.CRDPROGRAIA [ 
CONSTANT /MASK 
INPUT BUS C:N LINES) --------~~·-H---------4~~~--~ 
I2N LINES) 
t - ------, DATA BUS FROM L:: I _j MEMORY ===~~===::::f __ c=- (2N LINESI r --~ EXTERNAL Dl. TA BLIS _ t ~-· -------__j (2~ LINESI 
Ripple.Carry Configuration 
(N 3002 CPE•s) 
,... ....... 
ECn + 8 
c, + 7 
X y 
,.....-- co Cli4-
3002 
x, v, 
3002 
-----11-----
3003 c, 
....... _ 
. 
x, Y, c,. + 1 Xo Yo 
J X y 1+- 1+-
3002 3002 
+SV 
I 
ECn + 6 I 
c,. +8 3003 c, ....... 
x, Y, Cn +7 XG Y& x, Y, c" + 1 Y.o Yo 
. 
r 
X y X y 
1+- f4- 1+- f+-
3002 3002 3002 3002 
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CARRY 
FROM 
3001 
-
t-- ...... Ll no r-. t-T~ ~ ~ ~ H ~· f---+ ~ ..._ 
CARRY 
TO 
3001 
Carry look·Ahesd Configuration 
With Ripple Through ttte L11h Slice 
(32 Bit Array) 
-
-. 
APPENDIX 0 TYPICAL CONFIGURATiONS (.conl) 
+5V 
--------~--~~·-------------- l ~E-c~ .. -.-8------------~.~------------~ 
CARRY 
FROtJ! 
3001 
CARRY 
TO 
3001 
x7 v7 c,. + 7 X. Y1 
X V 
3002 
Carry look-~.head Configuration 
With No Carr1 Ripple Through the lest Slice 
(32 Bit Arrayl 
NOT£:: 
3003 
X y X y 
- ~ ..... 1+-
3002 3002 3002 3002 3002 
1-+ - ~ ~ ~1-+ 
X y 
Cl 
3001 
RO 
(1) A bit from microprogram memory can be used to replace the gate shown above and inform the 3003 of an active Shift Right operation. 
in tel 
Intel Corporation 
3065 Bowers Avenue 
Stlnta Clara, California 95051 
Te!: (408) 246-7501 
TWX: 910-338-0026 
TELEX: 34-6372 
NOTE. This is a preliminary specification 
and is iubject tn !'evis•on without notice. 
West: 
1651 East 4th Street 
Suite 228 
Santa Ana, California 92701 
Tel: (714) 835-9642 
TWX: 910-595-1114 
Mid-America: 
6350 L.B.J. Freeway 
Suite 178 
Dallas, Texas 75240 
Tel: (214) 661-8829 
TWX: 910-860-5487 
Gre~t Lakes Region: 
856 Union Road 
Englewood, Ohio 45322 
Tel: (513) 836-2808 
East: 
2 Militia Drive 
Suite 4 
Lexington, Massachusetts 02173 
Tel: (617) 861-1136 
TELEX: 92-3493 
Mid-Atlantic: 
520 Pennsylvania Avenue 
Fort Washington, PA 19034 
Tel: (215) 542-9444 
Europe: 
216 Avenue louise 
Brussels B 1050 
Tel: 649-20-03 
Orient: 
Intel Japar. Corporation 
Kasahara Building 
1-6-10, Uchikanda 
Chiyoda-ku 
Tokyo 10i 
Tel: 03-295-5441 
TELEX: 781-28426 
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APPEl'TDIX 3 
Digitizer Microprogramming 
66 
Shown in Figure 1 is the simplified flow diagram of the digi-
tizer. Seven initial operations, are shown in Figure 10, must be 
performed. A list of these initial operations is 
1 Set R7 = Treq = o. 
2 Set CT R = R 9 = 0. 
3 Set Rl = 0 (used for OUTPUT ADDRESS). 
4 Set AC = 0. 
5 Set M[O] (CONF COUNT) = 0. 
6 Set M[l] (MP COUNT) = 0~ 
7 Set M[2] (PREDICT COUNT) = 0. 
The CSR* micro-instruction is used to set R 7, R9 and Rl equal 
to zero. Shown in Figure 2 is a listing of tl1e micro-instruction 
program. All steps through 18 are of a straightforward nature 
and can be followed with the use of Appendices 1 and 2. Step 18 
is a jump on the carry, generated via step 17. Given below are 
the condition of the carry for step 17: 
NO CARRY generated CTR > TREQ 
CARRY generated TREQ > CTR 
* Appendix 2 contains detailed information 
regarding the 1nj era-instructions. 
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If TREQ ~ CTR then steps 24 and 25 are performed. Before 
exiting, R9 and Rl must be preset for re-entry at a later time Vla 
step 8. Presetting R_9 and Rl 1s done via steps 21 through 23. If 
CTR > TREQ' then steps 19 and 20 are performed. Again, before 
exiting, R9 and R1 must be preset and is done via steps 21 through 
23. 
Shown in Figure 3 is the state diagram for the micro-
instruction program of the digitizer. The state diagram shows 
the initial entry point, re-entry point, I/0 points, and exit point. 
Sho,J:m in Figure 4 is the microprogram Program Memory 
Map. This mem.ory map sho\vs the location of each micro-
instruction and represents the actual . steps in the progran1. The 
program step flow in Figure 4 can be followed by using the 
State Diagrams in Figure 3. 
INITIAL 
SET UP 
· R7=0 M[l]=O 
R9=0 M[2]=0 
Rl=O 
A6=0 
M[O]=O 
STORE CTR 
IN MEMORY 
RESET CTR 
TO 0 
--
ZERO CTR 
IN MEMORY 
Simplified flo\\' diagram of the Digitizer 
Figure 1 
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I 
l 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
F i FC 
I 
K AC CO""ENT 
CSR-7 ! FF1,HCZ 0 JCR-1 SETTINGS TREQ = R7 = 0 
CSR-9 FF1,HCZ 0 JCR-4 SETTING CTR = R9 = 0 
-
1--
CSR-1 FF1,HCZ 0 JCR-6 SETTING R1 = 0 
ILR-1,AC FFO,HCZ 0 JCR-7 SEITING AC = 0 
LMi-1 I Ffl,HCZ 0 JCR-8 SETTING OUTPUT ADDRESS = 0 I 
UPCOUNTING R1 
OUTPUi AT THIS POINT M[O] +0 R1 = Rl + 1 = 1 CONF COUNT = 0 
LMI-1 I FFl,HCZ I 0 JCR-9 SETTING OUTPUT ADDRESS = 1 UPCOUNTING R1 
OUTPUT ftT THIS POINT M[1] +0 R1 = R1 + 1 = 2 I MP COUNT = 0 
LMI-1 I FFl,HCZ I 0 JCR-12 I SETTING OUTPUT ADDRESS = 2 I UPCOUNTING R1 
OUTPUT AT THIS POINT M[2] +0 R1 = Rl + 1 = 3 ~R!DICT COUNT = 0 
LHI-1 I Ffl,HCZ I 0 JCR-13 SETTING OUTPUT ADDfiESS = 3 
UPCOUNTING R1 
INPUT FROM MEMORY TO GET TREQ WHICH IS STORED IN M[3], R1 = R1 + 1 = 4 
ACM-AC FFO,HCZ 0 JCR-14 STORING TREQ INTO THE AC 
REGISTER AC + TREC 
ORR-7 FFO,HCZ 1 JCR-15 STORING TREQ lhiO R7 
R7 V AC + R1 = 0 V AC + R7 
OR1-AC FFO,STC 1 JCC-1 CO+IVO=I 
AC + I V 0 = I, SET C 
NOP-7 FFO,HCZ 0 JCF-0 JUMP-BRANCH, C = DATA 
DATA= 0, STEP 13; DATA= 1, STEP 15 
II.R--9 FF1, HCZ 0 JCC-1 CTR = CTR + 1 + R9 
DSM-1 I FFO,HCZ 1 EXIT DECREMENT R1, R1 = 3 I PRESETTING R1 FOR REENTRY 
EXIT PRCGRAHS WAIT UNTIL NEXT 100-~s CYCLE, AND ENTER AT STEP 9. 
STEP 16 iS DONE SO THAT STEP 9 CAN oE HADE iHE POINT OF REENT~Y IN ALL CASES. 
ILR-9,AC FFO,HCZ 0 JCC-1 CTR + AC 
C1A FF1 ,HCZ 0 JCR-8 CTR + 1 + AC 
TAKE COMPL OF CTR PLUS ONE + ~C 
ALR-7 fFO,STC JCR-7 (CT[ + 1) + TREQ + AC 
USED TO GENERATE Co 
18 N0?-7 FFO,HCZ 0 I JCF-0 
JCC-1 
JUMP-BRANCH, Co = 1 + TREQ ~ CTR 
Co= 1, STEP 24; Co= 0, STEP 19 
CTR > TREB· ZERO CTR IP~ ME~Rf 
SETTING 0 TPUT ADDRESS = 4, Rl + R1 + 1 19 LMI-1 
FF1,HCZ 0 
20 CLA-CO,AC FFO,HCZ 0 JCR-1 SETTING AC + 0 
OUTPUT AT THIS POINT M[4] +0 CTR IN MEMORY HAS BEEN SET TO ZERO 
21 CLR-9 FFO,HCZ 0 JCR-0 SETTING R9 + 0 
PRESETTING FOR REENTRY 
22 DSM-1 FFO,HCZ 
23 DSM-1 
JCC-2 DECREMENT Rl, Rl = 4 
PRESETTING R1 fOR REENTRY 
PRESETTING R1 for REENTRY 
I 
FFO,HCZ I 1 EXIT DECREMENT R1, Rl = 3 
EXIT PROGRAM WAIT UNTIL NEXT 100-ps CYCLE AND .REENTER AT STEP 9 I 
LHI-1 FF1 HCZ 0 JCC-1 I TREO > CTR STORE CTR IN MEMORY 
• SETTING OUTPUT ADDRESS = 4, R1 + R~+ 1 24 . 
25 ILR-9,AC FFO,HCZ 0 JCR-1 LOADS CTR IN AC REGISTER AND THEH GO 
I THROUGH PRESETS 
GO TO STEP :!1 
OUTPUT AT THIS POINT M(4] +CTR ' Rl = R1 + 1 s 5 ~----------~----------------~-----NOlES: M(O] = CONF COUNT 
M~1J = HP COUNT 
M~2~ = PREDICT COUNT 
Hl3 = TREQ = R7 
Fa + l1 & C1 
Co & Ro .. F1 
CARRY .. TREO > CTR 
NO CARRY + CTlf > TREQ 
M[4 ., CTR 
CTR .s R9 
Micro-instruction Program Listing for the Digitizer 
Figure 2 
69 
ENiER DIGITIZER 
ROUTINE 
CTR"'-COUNT 
Digitizer State Diagram 
Figure 3 
CONF 
COUNT 
EXIi 
~Cioft REENTER 
STEP 9 
EXIT 
r..-..li'hl REENTER 
STEP 9 
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COL O 
ROW O • 1 2119 24 j 3 
22 21 20 25 
,23 
4 s 6 1!13 1sls g 10 11 , 
~17 . 14 16 [g 
MICROPROGRAM MEMORY ROM 
,..._ ROW
31 
·---------=----t 
.COL15 
l\,fcmory 1\1ap £or the Digitizer 
.. . 
Figure 4 
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